{"id":819438,"url":"http://patchwork.ozlabs.org/api/patches/819438/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-aspeed/patch/20170928075149.8154-8-joel@jms.id.au/","project":{"id":57,"url":"http://patchwork.ozlabs.org/api/projects/57/?format=json","name":"Linux ASPEED SoC development","link_name":"linux-aspeed","list_id":"linux-aspeed.lists.ozlabs.org","list_email":"linux-aspeed@lists.ozlabs.org","web_url":"","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"msgid":"<20170928075149.8154-8-joel@jms.id.au>","list_archive_url":null,"date":"2017-09-28T07:51:48","name":"[7/8] ARM: dts: aspeed: Add aliases for UARTs","commit_ref":null,"pull_url":null,"state":"superseded","archived":true,"hash":"9e42093fa10cc60eb09525ee7ae584fc92652914","submitter":{"id":48628,"url":"http://patchwork.ozlabs.org/api/people/48628/?format=json","name":"Joel Stanley","email":"joel@jms.id.au"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/linux-aspeed/patch/20170928075149.8154-8-joel@jms.id.au/mbox/","series":[{"id":5506,"url":"http://patchwork.ozlabs.org/api/series/5506/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-aspeed/list/?series=5506","date":"2017-09-28T07:51:41","name":"ARM: dts: aspeed: Device tree updates","version":1,"mbox":"http://patchwork.ozlabs.org/series/5506/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/819438/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/819438/checks/","tags":{},"related":[],"headers":{"Return-Path":"<linux-aspeed-bounces+incoming=patchwork.ozlabs.org@lists.ozlabs.org>","X-Original-To":["incoming@patchwork.ozlabs.org","linux-aspeed@lists.ozlabs.org"],"Delivered-To":["patchwork-incoming@bilbo.ozlabs.org","linux-aspeed@lists.ozlabs.org"],"Received":["from lists.ozlabs.org (lists.ozlabs.org [103.22.144.68])\n\t(using TLSv1.2 with cipher ADH-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby ozlabs.org (Postfix) with ESMTPS id 3y2n4J1kBhz9t66\n\tfor <incoming@patchwork.ozlabs.org>;\n\tThu, 28 Sep 2017 17:53:20 +1000 (AEST)","from lists.ozlabs.org (lists.ozlabs.org [IPv6:2401:3900:2:1::3])\n\tby lists.ozlabs.org (Postfix) with ESMTP id 3y2n4H6rl0zDsPp\n\tfor <incoming@patchwork.ozlabs.org>;\n\tThu, 28 Sep 2017 17:53:19 +1000 (AEST)","from mail-pg0-x241.google.com (mail-pg0-x241.google.com\n\t[IPv6:2607:f8b0:400e:c05::241])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128\n\tbits)) (No client certificate requested)\n\tby lists.ozlabs.org (Postfix) with ESMTPS id 3y2n4F1fRyzDsPp\n\tfor <linux-aspeed@lists.ozlabs.org>;\n\tThu, 28 Sep 2017 17:53:17 +1000 (AEST)","by mail-pg0-x241.google.com with SMTP id d8so1067031pgt.3\n\tfor <linux-aspeed@lists.ozlabs.org>;\n\tThu, 28 Sep 2017 00:53:17 -0700 (PDT)","from aurora.jms.id.au ([203.0.153.9])\n\tby smtp.gmail.com with ESMTPSA id\n\tt8sm1586841pfh.116.2017.09.28.00.53.08\n\t(version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256);\n\tThu, 28 Sep 2017 00:53:13 -0700 (PDT)","by aurora.jms.id.au (sSMTP sendmail emulation);\n\tThu, 28 Sep 2017 17:23:06 +0930"],"Authentication-Results":["ozlabs.org;\n\tdkim=fail reason=\"signature verification failed\" (2048-bit key;\n\tunprotected) header.d=gmail.com header.i=@gmail.com\n\theader.b=\"Wtcma9pe\"; dkim-atps=neutral","lists.ozlabs.org;\n\tdkim=fail reason=\"signature verification failed\" (2048-bit key;\n\tunprotected) header.d=gmail.com header.i=@gmail.com\n\theader.b=\"Wtcma9pe\"; dkim-atps=neutral","ozlabs.org;\n\tspf=pass (mailfrom) smtp.mailfrom=gmail.com\n\t(client-ip=2607:f8b0:400e:c05::241; helo=mail-pg0-x241.google.com;\n\tenvelope-from=joel.stan@gmail.com; receiver=<UNKNOWN>)","lists.ozlabs.org; dkim=pass (2048-bit key;\n\tunprotected) header.d=gmail.com header.i=@gmail.com\n\theader.b=\"Wtcma9pe\"; dkim-atps=neutral"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025;\n\th=sender:from:to:cc:subject:date:message-id:in-reply-to:references;\n\tbh=Bcc/5hW9J7QPxogHNuLBU0LXGrcfs25wCZGiiDhA0uE=;\n\tb=Wtcma9peNIr7enmOZnXZBj4UGJK2phqljlvtMyqViydhsrxswdYuph/R3iiNUY8oa6\n\ty1g6ud7sBIDbFMd751yWk3OoDGEoVaCDd3fXDgu84QVYswV0YhnFnOYECqn7dtfGAVeS\n\tCKOpSB83n8bTS8GQ7Yp8i9wpMbU19s7cm9u0at9NyXEWHVMFZ8t6+PcVbUCvJan6b5kG\n\tpZ9idLH8aKQaAamoXo3ssyp+rymm75gGDq4PkQ8+xNXX0WKGVl86V7QNxqBxxLSAtFMi\n\t5hqhMsaWl/1uqvDUL3mSm6/s3F489BEqj734cpsX0k9uQ6x3HhUxBZYliR9iG1OCzGci\n\teTsA==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n\td=1e100.net; s=20161025;\n\th=x-gm-message-state:sender:from:to:cc:subject:date:message-id\n\t:in-reply-to:references;\n\tbh=Bcc/5hW9J7QPxogHNuLBU0LXGrcfs25wCZGiiDhA0uE=;\n\tb=FlGxaJc+DU0+UGN1FvTQuuWR1eAHE7a/OOe8tLoU26nOrLdeQ5xCKtvyp6yKZAf938\n\tFFhdv7wF4v3rG04+L8+DPDId0E86k7/3NwRUHaeusp6RbcXQ/ZzahIvrOK8BLJWMaVKr\n\tBQJW1Ft9OHLsNbHLVQ8mg8Dg8MPyvVv1nnG6IqSYbQcaIJuZ/ss7wc09FH214Uq6yZUK\n\tg+laZJiqcB3pykOmK+yKYh8nKnEXKfu7GL8QQUHUx/ruXgX9HCRl7c9LeGuzJHC6ab+w\n\tcRclphZog78g+Vff3z/sk2SnMsdQjOlC2j7UcUixrKVhYgS7Ka2+BWjXWn67/Q7wrR15\n\tAm1A==","X-Gm-Message-State":"AHPjjUh+dxsb6dEPmJazdz+rX8nWi+TKluJOrNuCh5yemVK44akhtiNl\n\tJcFpykJv9hLh53RJJLDDTVg=","X-Google-Smtp-Source":"AOwi7QDiRQ2Jwl4+OM80JhuECe/oZu8LKI0dCMZazdhxljzxVp6hFQGW3gP1ATE9o+CVdD/l+oKfnA==","X-Received":"by 10.159.253.67 with SMTP id b3mr3445414plx.237.1506585195543; \n\tThu, 28 Sep 2017 00:53:15 -0700 (PDT)","From":"Joel Stanley <joel@jms.id.au>","To":"Joel Stanley <joel@jms.id.au>, Rob Herring <robh+dt@kernel.org>,\n\tMark Rutland <mark.rutland@arm.com>","Subject":"[PATCH 7/8] ARM: dts: aspeed: Add aliases for UARTs","Date":"Thu, 28 Sep 2017 17:21:48 +0930","Message-Id":"<20170928075149.8154-8-joel@jms.id.au>","X-Mailer":"git-send-email 2.14.1","In-Reply-To":"<20170928075149.8154-1-joel@jms.id.au>","References":"<20170928075149.8154-1-joel@jms.id.au>","X-BeenThere":"linux-aspeed@lists.ozlabs.org","X-Mailman-Version":"2.1.24","Precedence":"list","List-Id":"Linux ASPEED SoC development <linux-aspeed.lists.ozlabs.org>","List-Unsubscribe":"<https://lists.ozlabs.org/options/linux-aspeed>,\n\t<mailto:linux-aspeed-request@lists.ozlabs.org?subject=unsubscribe>","List-Archive":"<http://lists.ozlabs.org/pipermail/linux-aspeed/>","List-Post":"<mailto:linux-aspeed@lists.ozlabs.org>","List-Help":"<mailto:linux-aspeed-request@lists.ozlabs.org?subject=help>","List-Subscribe":"<https://lists.ozlabs.org/listinfo/linux-aspeed>,\n\t<mailto:linux-aspeed-request@lists.ozlabs.org?subject=subscribe>","Cc":"devicetree@vger.kernel.org, linux-aspeed@lists.ozlabs.org,\n\tBrendan Higgins <brendanhiggins@google.com>,\n\tRussell King <linux@armlinux.org.uk>, linux-kernel@vger.kernel.org,\n\tRick Altherr <raltherr@google.com>, linux-arm-kernel@lists.infradead.org","Errors-To":"linux-aspeed-bounces+incoming=patchwork.ozlabs.org@lists.ozlabs.org","Sender":"\"Linux-aspeed\"\n\t<linux-aspeed-bounces+incoming=patchwork.ozlabs.org@lists.ozlabs.org>"},"content":"Existing userspace expects the console (UART5) to be at /dev/ttyS4.  To\nensure the UARTs show up where users expect them, we give them fixed\naliases starting at 0.\n\nSigned-off-by: Joel Stanley <joel@jms.id.au>\n---\n arch/arm/boot/dts/aspeed-bmc-opp-palmetto.dts | 4 ----\n arch/arm/boot/dts/aspeed-g4.dtsi              | 5 +++++\n arch/arm/boot/dts/aspeed-g5.dtsi              | 5 +++++\n 3 files changed, 10 insertions(+), 4 deletions(-)","diff":"diff --git a/arch/arm/boot/dts/aspeed-bmc-opp-palmetto.dts b/arch/arm/boot/dts/aspeed-bmc-opp-palmetto.dts\nindex e387c80b7f4f..be51be5a5f39 100644\n--- a/arch/arm/boot/dts/aspeed-bmc-opp-palmetto.dts\n+++ b/arch/arm/boot/dts/aspeed-bmc-opp-palmetto.dts\n@@ -6,10 +6,6 @@\n \tmodel = \"Palmetto BMC\";\n \tcompatible = \"tyan,palmetto-bmc\", \"aspeed,ast2400\";\n \n-\taliases {\n-\t\tserial4 = &uart5;\n-\t};\n-\n \tchosen {\n \t\tstdout-path = &uart5;\n \t\tbootargs = \"console=ttyS4,115200 earlyprintk\";\ndiff --git a/arch/arm/boot/dts/aspeed-g4.dtsi b/arch/arm/boot/dts/aspeed-g4.dtsi\nindex f8611d5a6465..191c33d18122 100644\n--- a/arch/arm/boot/dts/aspeed-g4.dtsi\n+++ b/arch/arm/boot/dts/aspeed-g4.dtsi\n@@ -22,6 +22,11 @@\n \t\ti2c11 = &i2c11;\n \t\ti2c12 = &i2c12;\n \t\ti2c13 = &i2c13;\n+\t\tserial0 = &uart1;\n+\t\tserial1 = &uart2;\n+\t\tserial2 = &uart3;\n+\t\tserial3 = &uart4;\n+\t\tserial4 = &uart5;\n \t};\n \n \tcpus {\ndiff --git a/arch/arm/boot/dts/aspeed-g5.dtsi b/arch/arm/boot/dts/aspeed-g5.dtsi\nindex de127370131d..251fc9f4637e 100644\n--- a/arch/arm/boot/dts/aspeed-g5.dtsi\n+++ b/arch/arm/boot/dts/aspeed-g5.dtsi\n@@ -22,6 +22,11 @@\n \t\ti2c11 = &i2c11;\n \t\ti2c12 = &i2c12;\n \t\ti2c13 = &i2c13;\n+\t\tserial0 = &uart1;\n+\t\tserial1 = &uart2;\n+\t\tserial2 = &uart3;\n+\t\tserial3 = &uart4;\n+\t\tserial4 = &uart5;\n \t};\n \n \tcpus {\n","prefixes":["7/8"]}