{"id":817030,"url":"http://patchwork.ozlabs.org/api/patches/817030/?format=json","web_url":"http://patchwork.ozlabs.org/project/devicetree-bindings/patch/20170921164940.20343-7-georgi.djakov@linaro.org/","project":{"id":37,"url":"http://patchwork.ozlabs.org/api/projects/37/?format=json","name":"Devicetree Bindings","link_name":"devicetree-bindings","list_id":"devicetree.vger.kernel.org","list_email":"devicetree@vger.kernel.org","web_url":"","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"msgid":"<20170921164940.20343-7-georgi.djakov@linaro.org>","list_archive_url":null,"date":"2017-09-21T16:49:39","name":"[v9,6/7] dt-bindings: clock: Document qcom,apcs binding","commit_ref":null,"pull_url":null,"state":"not-applicable","archived":true,"hash":"6d1573f059cd3dc208fd4742988e3eedc559b4e8","submitter":{"id":70295,"url":"http://patchwork.ozlabs.org/api/people/70295/?format=json","name":"Georgi Djakov","email":"georgi.djakov@linaro.org"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/devicetree-bindings/patch/20170921164940.20343-7-georgi.djakov@linaro.org/mbox/","series":[{"id":4442,"url":"http://patchwork.ozlabs.org/api/series/4442/?format=json","web_url":"http://patchwork.ozlabs.org/project/devicetree-bindings/list/?series=4442","date":"2017-09-21T16:49:33","name":"Add support for Qualcomm A53 CPU clock","version":9,"mbox":"http://patchwork.ozlabs.org/series/4442/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/817030/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/817030/checks/","tags":{},"related":[],"headers":{"Return-Path":"","X-Original-To":"incoming-dt@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming-dt@bilbo.ozlabs.org","Authentication-Results":["ozlabs.org;\n\tspf=none (mailfrom) smtp.mailfrom=vger.kernel.org\n\t(client-ip=209.132.180.67; helo=vger.kernel.org;\n\tenvelope-from=devicetree-owner@vger.kernel.org; receiver=)","ozlabs.org;\n\tdkim=fail reason=\"signature verification failed\" (1024-bit key;\n\tunprotected) header.d=linaro.org header.i=@linaro.org\n\theader.b=\"b0Zcf9RD\"; dkim-atps=neutral"],"Received":["from vger.kernel.org (vger.kernel.org [209.132.180.67])\n\tby ozlabs.org (Postfix) with ESMTP id 3xyjLK4WL4z9t3C\n\tfor ;\n\tFri, 22 Sep 2017 02:51:21 +1000 (AEST)","(majordomo@vger.kernel.org) by vger.kernel.org via listexpand\n\tid S1751730AbdIUQvD (ORCPT\n\t);\n\tThu, 21 Sep 2017 12:51:03 -0400","from mail-wm0-f53.google.com ([74.125.82.53]:50200 \"EHLO\n\tmail-wm0-f53.google.com\" rhost-flags-OK-OK-OK-OK) by vger.kernel.org\n\twith ESMTP id S1751861AbdIUQtx (ORCPT\n\t); Thu, 21 Sep 2017 12:49:53 -0400","by mail-wm0-f53.google.com with SMTP id b195so3560221wmb.5\n\tfor ;\n\tThu, 21 Sep 2017 09:49:52 -0700 (PDT)","from mms-0441.qualcomm.mm-sol.com ([212.45.67.2])\n\tby smtp.googlemail.com with ESMTPSA id\n\ti16sm993311edj.29.2017.09.21.09.49.50\n\t(version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128);\n\tThu, 21 Sep 2017 09:49:51 -0700 (PDT)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google;\n\th=from:to:cc:subject:date:message-id:in-reply-to:references;\n\tbh=tvRW2ZSF2XUBLk395jXryNnxHAWgY9ROCgPUaZMbC8w=;\n\tb=b0Zcf9RDIC0Z3oZ1s9sgkofgD01KIrBN86LEizAIsR/mVXQxRYo0GNaPIW9hAfCjop\n\tofy5cQ5SZyua4B5s01KSolIYhZxXk/oMWdZqKJ1LjXh0y/aguM1D+45bXb3mvivd4gHh\n\t+Ney5sDf2VjVVMUX5tZnpC/IIdbA+m9arof9Q=","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n\td=1e100.net; s=20161025;\n\th=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to\n\t:references;\n\tbh=tvRW2ZSF2XUBLk395jXryNnxHAWgY9ROCgPUaZMbC8w=;\n\tb=D5znMPg7HmPFUDgCJVD0h6nvFJ8Md5OW/5KpjThxJ1HcYrHr9B7Q5E+QRYe3JPcr6D\n\tgIpqwkK7CWTtSq2Xsjzrkr7a2Z37FKP61eFbIBzdFJOwU5LjHUgSQRgjUEq6bR6CM0xb\n\t+JubDn3eKvAkEQvhHeGlJxl4OS+0V1WyeeigFYchBrtzs2tEC8m0l4MHfPMpLzgNHrWF\n\tGzYDx1QbnKl0Eo16dZ53ReLrIHjrxhAaD+4JaFFPnweSs7D1OdT6EMW2mG0L7WtdLCVn\n\td9vkGu2iT/PaMNLQrUrAl0WsRttowSyJ+OAeinQE1fCWv3T55v0NX2HASDmyDn+Hvw9c\n\taX/g==","X-Gm-Message-State":"AHPjjUjr09MyjLXkWjOPqL1MlVqz9yZ0kr+wB4WJJjOjrb+HGLerKeN4\n\tErPoVWsTiqJsZ0jr3/Kg9YUEgA==","X-Google-Smtp-Source":"AOwi7QAypNwlOOYlEjOs0ajb8tXIb9ZkYNxbcZlTSqM44NPoySFxbp9jq8FxQW0tBkX12A4ZD8YP8w==","X-Received":"by 10.80.241.22 with SMTP id w22mr1865215edl.188.1506012591954; \n\tThu, 21 Sep 2017 09:49:51 -0700 (PDT)","From":"Georgi Djakov ","To":"sboyd@codeaurora.org, jassisinghbrar@gmail.com,\n\tbjorn.andersson@linaro.org, robh+dt@kernel.org","Cc":"mturquette@baylibre.com, linux-clk@vger.kernel.org,\n\tlinux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org,\n\tdevicetree@vger.kernel.org, georgi.djakov@linaro.org","Subject":"[PATCH v9 6/7] dt-bindings: clock: Document qcom,apcs binding","Date":"Thu, 21 Sep 2017 19:49:39 +0300","Message-Id":"<20170921164940.20343-7-georgi.djakov@linaro.org>","X-Mailer":"git-send-email 2.14.1","In-Reply-To":"<20170921164940.20343-1-georgi.djakov@linaro.org>","References":"<20170921164940.20343-1-georgi.djakov@linaro.org>","Sender":"devicetree-owner@vger.kernel.org","Precedence":"bulk","List-ID":"","X-Mailing-List":"devicetree@vger.kernel.org"},"content":"Add device-tree binding documentation for the Qualcom APCS clock\ncontroller. This clock controller is a mux and half-integer divider\nand provides the clock for the application CPU.\n\nSigned-off-by: Georgi Djakov \n---\n .../devicetree/bindings/clock/qcom,apcs.txt | 27 ++++++++++++++++++++++\n 1 file changed, 27 insertions(+)\n create mode 100644 Documentation/devicetree/bindings/clock/qcom,apcs.txt\n\n--\nTo unsubscribe from this list: send the line \"unsubscribe devicetree\" in\nthe body of a message to majordomo@vger.kernel.org\nMore majordomo info at http://vger.kernel.org/majordomo-info.html","diff":"diff --git a/Documentation/devicetree/bindings/clock/qcom,apcs.txt b/Documentation/devicetree/bindings/clock/qcom,apcs.txt\nnew file mode 100644\nindex 000000000000..8083bcc33ebe\n--- /dev/null\n+++ b/Documentation/devicetree/bindings/clock/qcom,apcs.txt\n@@ -0,0 +1,27 @@\n+Qualcomm APCS Clock Controller Binding\n+--------------------------------------\n+The APCS hardware block provides a combined mux and half-integer divider\n+functionality. It is used for a main CPU clock mux on MSM8916 platforms.\n+\n+Required properties :\n+- compatible : shall contain only one of the following:\n+\n+\t\t\"qcom,msm8916-apcs-clk\"\n+\n+- clocks : shall be the phandle to the main input CPU PLL clock\n+\n+- #clock-cells : must be set to <0>\n+\n+Example:\n+\n+\tapcs: mailbox@b011000 {\n+\t\tcompatible = \"qcom,msm8916-apcs-kpss-global\";\n+\t\treg = <0xb011000 0x1000>;\n+\t\t#mbox-cells = <1>;\n+\n+\t\tapcs_clk: apcs_clk {\n+\t\t\tcompatible = \"qcom,msm8916-apcs-clk\";\n+\t\t\tclocks = <&a53pll>;\n+\t\t\t#clock-cells = <0>;\n+\t\t};\n+\t};\n","prefixes":["v9","6/7"]}