{"id":816978,"url":"http://patchwork.ozlabs.org/api/patches/816978/?format=json","web_url":"http://patchwork.ozlabs.org/project/uboot/patch/1506007346-10037-20-git-send-email-jjhiblot@ti.com/","project":{"id":18,"url":"http://patchwork.ozlabs.org/api/projects/18/?format=json","name":"U-Boot","link_name":"uboot","list_id":"u-boot.lists.denx.de","list_email":"u-boot@lists.denx.de","web_url":null,"scm_url":null,"webscm_url":null,"list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"msgid":"<1506007346-10037-20-git-send-email-jjhiblot@ti.com>","list_archive_url":null,"date":"2017-09-21T15:22:22","name":"[U-Boot,19/23] ARM: dts: DRA7: use new dra7-specific compatible string","commit_ref":null,"pull_url":null,"state":"changes-requested","archived":false,"hash":"d89341eb7c43ac4baf84296f62b9edfc53b575b9","submitter":{"id":70508,"url":"http://patchwork.ozlabs.org/api/people/70508/?format=json","name":"Jean-Jacques Hiblot","email":"jjhiblot@ti.com"},"delegate":{"id":3651,"url":"http://patchwork.ozlabs.org/api/users/3651/?format=json","username":"trini","first_name":"Tom","last_name":"Rini","email":"trini@ti.com"},"mbox":"http://patchwork.ozlabs.org/project/uboot/patch/1506007346-10037-20-git-send-email-jjhiblot@ti.com/mbox/","series":[{"id":4414,"url":"http://patchwork.ozlabs.org/api/series/4414/?format=json","web_url":"http://patchwork.ozlabs.org/project/uboot/list/?series=4414","date":"2017-09-21T15:22:03","name":"mmc: omap5: Add support for UHS and HS200 modes","version":1,"mbox":"http://patchwork.ozlabs.org/series/4414/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/816978/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/816978/checks/","tags":{},"related":[],"headers":{"Return-Path":"","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@bilbo.ozlabs.org","Authentication-Results":["ozlabs.org;\n\tspf=none (mailfrom) smtp.mailfrom=lists.denx.de\n\t(client-ip=81.169.180.215; helo=lists.denx.de;\n\tenvelope-from=u-boot-bounces@lists.denx.de;\n\treceiver=)","ozlabs.org;\n\tdkim=fail reason=\"signature verification failed\" (1024-bit key;\n\tunprotected) header.d=ti.com header.i=@ti.com header.b=\"Xaa78Ys+\";\n\tdkim-atps=neutral"],"Received":["from lists.denx.de (dione.denx.de [81.169.180.215])\n\tby ozlabs.org (Postfix) with ESMTP id 3xyggR6Ddzz9s06\n\tfor ;\n\tFri, 22 Sep 2017 01:36:03 +1000 (AEST)","by lists.denx.de (Postfix, from userid 105)\n\tid 98D63C22081; Thu, 21 Sep 2017 15:27:05 +0000 (UTC)","from lists.denx.de (localhost [IPv6:::1])\n\tby lists.denx.de (Postfix) with ESMTP id 8819FC22099;\n\tThu, 21 Sep 2017 15:25:56 +0000 (UTC)","by lists.denx.de (Postfix, from userid 105)\n\tid 2E597C2201C; Thu, 21 Sep 2017 15:23:10 +0000 (UTC)","from lelnx193.ext.ti.com (lelnx193.ext.ti.com [198.47.27.77])\n\tby lists.denx.de (Postfix) with ESMTPS id 029FCC22050\n\tfor ; Thu, 21 Sep 2017 15:23:05 +0000 (UTC)","from dflxv15.itg.ti.com ([128.247.5.124])\n\tby lelnx193.ext.ti.com (8.15.1/8.15.1) with ESMTP id v8LFN4Gu007958; \n\tThu, 21 Sep 2017 10:23:04 -0500","from DFLE112.ent.ti.com (dfle112.ent.ti.com [10.64.6.33])\n\tby dflxv15.itg.ti.com (8.14.3/8.13.8) with ESMTP id v8LFN48e009992;\n\tThu, 21 Sep 2017 10:23:04 -0500","from DFLE113.ent.ti.com (10.64.6.34) by DFLE112.ent.ti.com\n\t(10.64.6.33) with Microsoft SMTP Server (version=TLS1_2,\n\tcipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384_P256) id 15.1.845.34;\n\tThu, 21 Sep 2017 10:23:03 -0500","from dlep33.itg.ti.com (157.170.170.75) by DFLE113.ent.ti.com\n\t(10.64.6.34) with Microsoft SMTP Server (version=TLS1_0,\n\tcipher=TLS_RSA_WITH_AES_256_CBC_SHA) id 15.1.845.34 via Frontend\n\tTransport; Thu, 21 Sep 2017 10:23:03 -0500","from localhost (ileax41-snat.itg.ti.com [10.172.224.153])\n\tby dlep33.itg.ti.com (8.14.3/8.13.8) with ESMTP id v8LFN2SD001437;\n\tThu, 21 Sep 2017 10:23:03 -0500"],"X-Spam-Checker-Version":"SpamAssassin 3.4.0 (2014-02-07) on lists.denx.de","X-Spam-Level":"","X-Spam-Status":"No, score=0.0 required=5.0 tests=RCVD_IN_DNSWL_NONE,\n\tT_DKIM_INVALID autolearn=unavailable autolearn_force=no version=3.4.0","DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/simple; d=ti.com;\n\ts=ti-com-17Q1; t=1506007384;\n\tbh=4JnyCDZOpOX6WlN9E9+zLNyw8Cdcg2D9OYDEc7brZA4=;\n\th=From:To:CC:Subject:Date:In-Reply-To:References;\n\tb=Xaa78Ys+tZyA2c9RBTexBm+AdZBp7dZ2QIdWZYEv0JyzKlu/EoIkywOHT3Qth42HK\n\tim/E+es2TrrhzQ4iqL8a/TPUYWh7NUgQhu9PukX+EbddD+9u6XN7kUkpEr5mMvAwFv\n\tnPA4Tx8uANngwgWypGUMK3Oy2AxIEOz5YgseDSNM=","From":"Jean-Jacques Hiblot ","To":", , ,\n\t, ","Date":"Thu, 21 Sep 2017 17:22:22 +0200","Message-ID":"<1506007346-10037-20-git-send-email-jjhiblot@ti.com>","X-Mailer":"git-send-email 1.9.1","In-Reply-To":"<1506007346-10037-1-git-send-email-jjhiblot@ti.com>","References":"<1506007346-10037-1-git-send-email-jjhiblot@ti.com>","MIME-Version":"1.0","X-EXCLAIMER-MD-CONFIG":"e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180","Cc":"u-boot@lists.denx.de","Subject":"[U-Boot] [PATCH 19/23] ARM: dts: DRA7: use new dra7-specific\n\tcompatible string","X-BeenThere":"u-boot@lists.denx.de","X-Mailman-Version":"2.1.18","Precedence":"list","List-Id":"U-Boot discussion ","List-Unsubscribe":",\n\t","List-Archive":"","List-Post":"","List-Help":"","List-Subscribe":",\n\t","Content-Type":"text/plain; charset=\"utf-8\"","Content-Transfer-Encoding":"base64","Errors-To":"u-boot-bounces@lists.denx.de","Sender":"\"U-Boot\" "},"content":"From: Kishon Vijay Abraham I \n\nUse the new compatible string \"ti,dra7-hsmmc\" that was specifically\nadded for dra7 and dra72. This is required since for dra7 and dra72\nprocessors iodelay values has to be set unlike other processors.\n\nSigned-off-by: Kishon Vijay Abraham I \nSigned-off-by: Sekhar Nori \nSigned-off-by: Jean-Jacques Hiblot \n---\n arch/arm/dts/dra7.dtsi | 8 ++++----\n 1 file changed, 4 insertions(+), 4 deletions(-)","diff":"diff --git a/arch/arm/dts/dra7.dtsi b/arch/arm/dts/dra7.dtsi\nindex 02a136a..9061843 100644\n--- a/arch/arm/dts/dra7.dtsi\n+++ b/arch/arm/dts/dra7.dtsi\n@@ -1056,7 +1056,7 @@\n \t\t};\n \n \t\tmmc1: mmc@4809c000 {\n-\t\t\tcompatible = \"ti,omap4-hsmmc\";\n+\t\t\tcompatible = \"ti,dra7-hsmmc\", \"ti,omap4-hsmmc\";\n \t\t\treg = <0x4809c000 0x400>;\n \t\t\tinterrupts = ;\n \t\t\tti,hwmods = \"mmc1\";\n@@ -1070,7 +1070,7 @@\n \t\t};\n \n \t\tmmc2: mmc@480b4000 {\n-\t\t\tcompatible = \"ti,omap4-hsmmc\";\n+\t\t\tcompatible = \"ti,dra7-hsmmc\", \"ti,omap4-hsmmc\";\n \t\t\treg = <0x480b4000 0x400>;\n \t\t\tinterrupts = ;\n \t\t\tti,hwmods = \"mmc2\";\n@@ -1082,7 +1082,7 @@\n \t\t};\n \n \t\tmmc3: mmc@480ad000 {\n-\t\t\tcompatible = \"ti,omap4-hsmmc\";\n+\t\t\tcompatible = \"ti,dra7-hsmmc\", \"ti,omap4-hsmmc\";\n \t\t\treg = <0x480ad000 0x400>;\n \t\t\tinterrupts = ;\n \t\t\tti,hwmods = \"mmc3\";\n@@ -1095,7 +1095,7 @@\n \t\t};\n \n \t\tmmc4: mmc@480d1000 {\n-\t\t\tcompatible = \"ti,omap4-hsmmc\";\n+\t\t\tcompatible = \"ti,dra7-hsmmc\", \"ti,omap4-hsmmc\";\n \t\t\treg = <0x480d1000 0x400>;\n \t\t\tinterrupts = ;\n \t\t\tti,hwmods = \"mmc4\";\n","prefixes":["U-Boot","19/23"]}