{"id":816968,"url":"http://patchwork.ozlabs.org/api/patches/816968/?format=json","web_url":"http://patchwork.ozlabs.org/project/uboot/patch/1506007346-10037-17-git-send-email-jjhiblot@ti.com/","project":{"id":18,"url":"http://patchwork.ozlabs.org/api/projects/18/?format=json","name":"U-Boot","link_name":"uboot","list_id":"u-boot.lists.denx.de","list_email":"u-boot@lists.denx.de","web_url":null,"scm_url":null,"webscm_url":null,"list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"msgid":"<1506007346-10037-17-git-send-email-jjhiblot@ti.com>","list_archive_url":null,"date":"2017-09-21T15:22:19","name":"[U-Boot,16/23] mmc: omap_hsmmc: allow mmc clock to be gated","commit_ref":null,"pull_url":null,"state":"changes-requested","archived":false,"hash":"098a911ccb48f8587d9f74d9d2bdd58bf1fd42ef","submitter":{"id":70508,"url":"http://patchwork.ozlabs.org/api/people/70508/?format=json","name":"Jean-Jacques Hiblot","email":"jjhiblot@ti.com"},"delegate":{"id":3651,"url":"http://patchwork.ozlabs.org/api/users/3651/?format=json","username":"trini","first_name":"Tom","last_name":"Rini","email":"trini@ti.com"},"mbox":"http://patchwork.ozlabs.org/project/uboot/patch/1506007346-10037-17-git-send-email-jjhiblot@ti.com/mbox/","series":[{"id":4414,"url":"http://patchwork.ozlabs.org/api/series/4414/?format=json","web_url":"http://patchwork.ozlabs.org/project/uboot/list/?series=4414","date":"2017-09-21T15:22:03","name":"mmc: omap5: Add support for UHS and HS200 modes","version":1,"mbox":"http://patchwork.ozlabs.org/series/4414/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/816968/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/816968/checks/","tags":{},"related":[],"headers":{"Return-Path":"","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@bilbo.ozlabs.org","Authentication-Results":["ozlabs.org;\n\tspf=none (mailfrom) smtp.mailfrom=lists.denx.de\n\t(client-ip=81.169.180.215; helo=lists.denx.de;\n\tenvelope-from=u-boot-bounces@lists.denx.de;\n\treceiver=)","ozlabs.org;\n\tdkim=fail reason=\"signature verification failed\" (1024-bit key;\n\tunprotected) header.d=ti.com header.i=@ti.com header.b=\"qWgCHM0O\";\n\tdkim-atps=neutral"],"Received":["from lists.denx.de (dione.denx.de [81.169.180.215])\n\tby ozlabs.org (Postfix) with ESMTP id 3xygZf0b7Hz9t4B\n\tfor ;\n\tFri, 22 Sep 2017 01:31:53 +1000 (AEST)","by lists.denx.de (Postfix, from userid 105)\n\tid CD4B0C21D55; Thu, 21 Sep 2017 15:26:16 +0000 (UTC)","from lists.denx.de (localhost [IPv6:::1])\n\tby lists.denx.de (Postfix) with ESMTP id 2A7DEC21FFE;\n\tThu, 21 Sep 2017 15:24:14 +0000 (UTC)","by lists.denx.de (Postfix, from userid 105)\n\tid 45E0DC21E5B; Thu, 21 Sep 2017 15:23:06 +0000 (UTC)","from lelnx193.ext.ti.com (lelnx193.ext.ti.com [198.47.27.77])\n\tby lists.denx.de (Postfix) with ESMTPS id 4C2F7C2203F\n\tfor ; Thu, 21 Sep 2017 15:23:02 +0000 (UTC)","from dlelxv90.itg.ti.com ([172.17.2.17])\n\tby lelnx193.ext.ti.com (8.15.1/8.15.1) with ESMTP id v8LFN0Pm007954; \n\tThu, 21 Sep 2017 10:23:00 -0500","from DLEE101.ent.ti.com (dlee101.ent.ti.com [157.170.170.31])\n\tby dlelxv90.itg.ti.com (8.14.3/8.13.8) with ESMTP id v8LFN0f1000595; \n\tThu, 21 Sep 2017 10:23:00 -0500","from DLEE114.ent.ti.com (157.170.170.25) by DLEE101.ent.ti.com\n\t(157.170.170.31) with Microsoft SMTP Server (version=TLS1_2,\n\tcipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384_P256) id 15.1.845.34;\n\tThu, 21 Sep 2017 10:23:00 -0500","from dlep32.itg.ti.com (157.170.170.100) by DLEE114.ent.ti.com\n\t(157.170.170.25) with Microsoft SMTP Server (version=TLS1_0,\n\tcipher=TLS_RSA_WITH_AES_256_CBC_SHA) id 15.1.845.34 via Frontend\n\tTransport; Thu, 21 Sep 2017 10:22:59 -0500","from localhost (ileax41-snat.itg.ti.com [10.172.224.153])\n\tby dlep32.itg.ti.com (8.14.3/8.13.8) with ESMTP id v8LFMxjf020995;\n\tThu, 21 Sep 2017 10:22:59 -0500"],"X-Spam-Checker-Version":"SpamAssassin 3.4.0 (2014-02-07) on lists.denx.de","X-Spam-Level":"","X-Spam-Status":"No, score=0.0 required=5.0 tests=RCVD_IN_DNSWL_NONE,\n\tT_DKIM_INVALID autolearn=unavailable autolearn_force=no version=3.4.0","DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/simple; d=ti.com;\n\ts=ti-com-17Q1; t=1506007380;\n\tbh=oLkroCB5WIGj/iPoCXrGFfaWlC1lPrmyV67J/DAaKOA=;\n\th=From:To:CC:Subject:Date:In-Reply-To:References;\n\tb=qWgCHM0OC0Jq+jFcLiZlb5M24AcSbLqAUpVGRBKkaKw3fnO5b0LOeOjrlyp8Lw4Pk\n\tff1/ZnSm7gg9SDBsZdWiTYlJcxBKZJ5qmQa1DxD+Rd85BJSUUu9gJuka1BLADvUlt7\n\tXOReQTf2BAGMWUQgaAvxSVhi1JrYkJKy6X/iSXjA=","From":"Jean-Jacques Hiblot ","To":", , ,\n\t, ","Date":"Thu, 21 Sep 2017 17:22:19 +0200","Message-ID":"<1506007346-10037-17-git-send-email-jjhiblot@ti.com>","X-Mailer":"git-send-email 1.9.1","In-Reply-To":"<1506007346-10037-1-git-send-email-jjhiblot@ti.com>","References":"<1506007346-10037-1-git-send-email-jjhiblot@ti.com>","MIME-Version":"1.0","X-EXCLAIMER-MD-CONFIG":"e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180","Cc":"u-boot@lists.denx.de","Subject":"[U-Boot] [PATCH 16/23] mmc: omap_hsmmc: allow mmc clock to be gated","X-BeenThere":"u-boot@lists.denx.de","X-Mailman-Version":"2.1.18","Precedence":"list","List-Id":"U-Boot discussion ","List-Unsubscribe":",\n\t","List-Archive":"","List-Post":"","List-Help":"","List-Subscribe":",\n\t","Content-Type":"text/plain; charset=\"utf-8\"","Content-Transfer-Encoding":"base64","Errors-To":"u-boot-bounces@lists.denx.de","Sender":"\"U-Boot\" "},"content":"From: Kishon Vijay Abraham I \n\nmmc core has defined a new parameter *clk_disable* to gate the clock.\nDisable the clock here if *clk_disable* is set.\n\nSigned-off-by: Kishon Vijay Abraham I \nSigned-off-by: Jean-Jacques Hiblot \n---\n drivers/mmc/omap_hsmmc.c | 6 ++++++\n 1 file changed, 6 insertions(+)","diff":"diff --git a/drivers/mmc/omap_hsmmc.c b/drivers/mmc/omap_hsmmc.c\nindex 0a4f8a7..f3da446 100644\n--- a/drivers/mmc/omap_hsmmc.c\n+++ b/drivers/mmc/omap_hsmmc.c\n@@ -1203,6 +1203,7 @@ static int omap_hsmmc_set_ios(struct udevice *dev)\n \tstruct mmc_uclass_priv *upriv = dev_get_uclass_priv(dev);\n \tstruct mmc *mmc = upriv->mmc;\n #endif\n+\tstruct hsmmc *mmc_base = priv->base_addr;\n \n \tif (priv->bus_width != mmc->bus_width)\n \t\tomap_hsmmc_set_bus_width(mmc);\n@@ -1210,6 +1211,11 @@ static int omap_hsmmc_set_ios(struct udevice *dev)\n \tif (priv->clock != mmc->clock)\n \t\tomap_hsmmc_set_clock(mmc);\n \n+\tif (mmc->clk_disable)\n+\t\tomap_hsmmc_stop_clock(mmc_base);\n+\telse\n+\t\tomap_hsmmc_start_clock(mmc_base);\n+\n #if CONFIG_IS_ENABLED(DM_MMC)\n \tif (priv->mode != mmc->selected_mode)\n \t\tomap_hsmmc_set_timing(mmc);\n","prefixes":["U-Boot","16/23"]}