{"id":816959,"url":"http://patchwork.ozlabs.org/api/patches/816959/?format=json","web_url":"http://patchwork.ozlabs.org/project/uboot/patch/1506007346-10037-24-git-send-email-jjhiblot@ti.com/","project":{"id":18,"url":"http://patchwork.ozlabs.org/api/projects/18/?format=json","name":"U-Boot","link_name":"uboot","list_id":"u-boot.lists.denx.de","list_email":"u-boot@lists.denx.de","web_url":null,"scm_url":null,"webscm_url":null,"list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"msgid":"<1506007346-10037-24-git-send-email-jjhiblot@ti.com>","list_archive_url":null,"date":"2017-09-21T15:22:26","name":"[U-Boot,23/23] ARM: DRA7x/AM57x: Add MMC/SD fixups for rev1.0 and rev 1.1","commit_ref":null,"pull_url":null,"state":"changes-requested","archived":false,"hash":"3b6ac868a3efded358a2e5699e5e338cd733ddff","submitter":{"id":70508,"url":"http://patchwork.ozlabs.org/api/people/70508/?format=json","name":"Jean-Jacques Hiblot","email":"jjhiblot@ti.com"},"delegate":{"id":3651,"url":"http://patchwork.ozlabs.org/api/users/3651/?format=json","username":"trini","first_name":"Tom","last_name":"Rini","email":"trini@ti.com"},"mbox":"http://patchwork.ozlabs.org/project/uboot/patch/1506007346-10037-24-git-send-email-jjhiblot@ti.com/mbox/","series":[{"id":4414,"url":"http://patchwork.ozlabs.org/api/series/4414/?format=json","web_url":"http://patchwork.ozlabs.org/project/uboot/list/?series=4414","date":"2017-09-21T15:22:03","name":"mmc: omap5: Add support for UHS and HS200 modes","version":1,"mbox":"http://patchwork.ozlabs.org/series/4414/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/816959/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/816959/checks/","tags":{},"related":[],"headers":{"Return-Path":"","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@bilbo.ozlabs.org","Authentication-Results":["ozlabs.org;\n\tspf=none (mailfrom) smtp.mailfrom=lists.denx.de\n\t(client-ip=81.169.180.215; helo=lists.denx.de;\n\tenvelope-from=u-boot-bounces@lists.denx.de;\n\treceiver=)","ozlabs.org;\n\tdkim=fail reason=\"signature verification failed\" (1024-bit key;\n\tunprotected) header.d=ti.com header.i=@ti.com header.b=\"b3s6/zP/\";\n\tdkim-atps=neutral"],"Received":["from lists.denx.de (dione.denx.de [81.169.180.215])\n\tby ozlabs.org (Postfix) with ESMTP id 3xygVC5qLXz9t43\n\tfor ;\n\tFri, 22 Sep 2017 01:28:03 +1000 (AEST)","by lists.denx.de (Postfix, from userid 105)\n\tid 7DB4BC2208E; Thu, 21 Sep 2017 15:26:46 +0000 (UTC)","from lists.denx.de (localhost [IPv6:::1])\n\tby lists.denx.de (Postfix) with ESMTP id E115CC22033;\n\tThu, 21 Sep 2017 15:25:30 +0000 (UTC)","by lists.denx.de (Postfix, from userid 105)\n\tid E7083C22046; Thu, 21 Sep 2017 15:23:15 +0000 (UTC)","from fllnx210.ext.ti.com (fllnx210.ext.ti.com [198.47.19.17])\n\tby lists.denx.de (Postfix) with ESMTPS id 1B38EC21FD0\n\tfor ; Thu, 21 Sep 2017 15:23:10 +0000 (UTC)","from dlelxv90.itg.ti.com ([172.17.2.17])\n\tby fllnx210.ext.ti.com (8.15.1/8.15.1) with ESMTP id v8LFN9X4010637; \n\tThu, 21 Sep 2017 10:23:09 -0500","from DLEE107.ent.ti.com (dlee107.ent.ti.com [157.170.170.37])\n\tby dlelxv90.itg.ti.com (8.14.3/8.13.8) with ESMTP id v8LFN9dk001141; \n\tThu, 21 Sep 2017 10:23:09 -0500","from DLEE105.ent.ti.com (157.170.170.35) by DLEE107.ent.ti.com\n\t(157.170.170.37) with Microsoft SMTP Server (version=TLS1_2,\n\tcipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384_P256) id 15.1.845.34;\n\tThu, 21 Sep 2017 10:23:08 -0500","from dflp33.itg.ti.com (10.64.6.16) by DLEE105.ent.ti.com\n\t(157.170.170.35) with Microsoft SMTP Server (version=TLS1_0,\n\tcipher=TLS_RSA_WITH_AES_256_CBC_SHA) id 15.1.845.34 via Frontend\n\tTransport; Thu, 21 Sep 2017 10:23:08 -0500","from localhost (ileax41-snat.itg.ti.com [10.172.224.153])\n\tby dflp33.itg.ti.com (8.14.3/8.13.8) with ESMTP id v8LFN8TM023372;\n\tThu, 21 Sep 2017 10:23:08 -0500"],"X-Spam-Checker-Version":"SpamAssassin 3.4.0 (2014-02-07) on lists.denx.de","X-Spam-Level":"","X-Spam-Status":"No, score=0.0 required=5.0 tests=RCVD_IN_DNSWL_NONE,\n\tT_DKIM_INVALID autolearn=unavailable autolearn_force=no version=3.4.0","DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/simple; d=ti.com;\n\ts=ti-com-17Q1; t=1506007389;\n\tbh=5LOHNyz7V5DiDn8LO4y4svg6Dg0kNsG4QjyB+UbkzXg=;\n\th=From:To:CC:Subject:Date:In-Reply-To:References;\n\tb=b3s6/zP/b6yJU/AdjyI46eM/iUORHYdwLbvp/VsnAaXsfqc6VICbVzlzJ9XQGhtJ1\n\tdPW705h/s01HElEHYOb8TemFTV0+TaqWvxu8RUN1IawaC2o1XvsyF3utUVNfTg2uLA\n\tLAfcs1aTq3gX6In3jK+bdoTb25MPZ0MCmrcUv9Lo=","From":"Jean-Jacques Hiblot ","To":", , ,\n\t, ","Date":"Thu, 21 Sep 2017 17:22:26 +0200","Message-ID":"<1506007346-10037-24-git-send-email-jjhiblot@ti.com>","X-Mailer":"git-send-email 1.9.1","In-Reply-To":"<1506007346-10037-1-git-send-email-jjhiblot@ti.com>","References":"<1506007346-10037-1-git-send-email-jjhiblot@ti.com>","MIME-Version":"1.0","X-EXCLAIMER-MD-CONFIG":"e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180","Cc":"u-boot@lists.denx.de","Subject":"[U-Boot] [PATCH 23/23] ARM: DRA7x/AM57x: Add MMC/SD fixups for\n\trev1.0 and rev 1.1","X-BeenThere":"u-boot@lists.denx.de","X-Mailman-Version":"2.1.18","Precedence":"list","List-Id":"U-Boot discussion ","List-Unsubscribe":",\n\t","List-Archive":"","List-Post":"","List-Help":"","List-Subscribe":",\n\t","Content-Type":"text/plain; charset=\"utf-8\"","Content-Transfer-Encoding":"base64","Errors-To":"u-boot-bounces@lists.denx.de","Sender":"\"U-Boot\" "},"content":"From: Kishon Vijay Abraham I \n\nSince DRA7xx/AM57xx SR1.1 and SR1.0 has errata to limit the frequency of\nMMC1 to 96MHz and frequency of MMC2 to 48MHz for AM572x SR1.1, limit the\nfrequency and disable higher speed modes for those revision.\nAlso use the recommended IO delays (those tagged with \"rev11\")\n\nSigned-off-by: Kishon Vijay Abraham I \nSigned-off-by: Jean-Jacques Hiblot \n---\n board/ti/am57xx/board.c | 30 ++++++++++++++++++++++++++++++\n board/ti/dra7xx/evm.c | 29 +++++++++++++++++++++++++++++\n 2 files changed, 59 insertions(+)","diff":"diff --git a/board/ti/am57xx/board.c b/board/ti/am57xx/board.c\nindex f79aefd..4f2f8ef 100644\n--- a/board/ti/am57xx/board.c\n+++ b/board/ti/am57xx/board.c\n@@ -30,6 +30,7 @@\n #include \n #include \n #include \n+#include \n \n #include \"../common/board_detect.h\"\n #include \"mux_data.h\"\n@@ -762,6 +763,35 @@ int board_mmc_init(bd_t *bis)\n \tomap_mmc_init(1, 0, 0, -1, -1);\n \treturn 0;\n }\n+\n+static const struct mmc_platform_fixups am57x_es1_1_mmc1_fixups = {\n+\t.hw_rev = \"rev11\",\n+\t.unsupported_caps = MMC_CAP(MMC_HS_200) |\n+\t\t\t MMC_CAP(UHS_SDR104),\n+\t.max_freq = 96000000,\n+};\n+\n+static const struct mmc_platform_fixups am57x_es1_1_mmc23_fixups = {\n+\t.hw_rev = \"rev11\",\n+\t.unsupported_caps = MMC_CAP(MMC_HS_200) |\n+\t\t\t MMC_CAP(UHS_SDR104) |\n+\t\t\t MMC_CAP(UHS_SDR50),\n+\t.max_freq = 48000000,\n+};\n+\n+const struct mmc_platform_fixups *platform_fixups_mmc(uint32_t addr)\n+{\n+\tswitch (omap_revision()) {\n+\tcase DRA752_ES1_0:\n+\tcase DRA752_ES1_1:\n+\t\tif (addr == OMAP_HSMMC1_BASE)\n+\t\t\treturn &am57x_es1_1_mmc1_fixups;\n+\t\telse\n+\t\t\treturn &am57x_es1_1_mmc23_fixups;\n+\tdefault:\n+\t\treturn NULL;\n+\t}\n+}\n #endif\n \n #if defined(CONFIG_SPL_BUILD) && defined(CONFIG_SPL_OS_BOOT)\ndiff --git a/board/ti/dra7xx/evm.c b/board/ti/dra7xx/evm.c\nindex 97aae01..f82e4c0 100644\n--- a/board/ti/dra7xx/evm.c\n+++ b/board/ti/dra7xx/evm.c\n@@ -846,6 +846,35 @@ void board_mmc_poweron_ldo(uint voltage)\n \t\tpalmas_mmc1_poweron_ldo(LDO1_VOLTAGE, LDO1_CTRL, voltage);\n \t}\n }\n+\n+static const struct mmc_platform_fixups dra7x_es1_1_mmc1_fixups = {\n+\t.hw_rev = \"rev11\",\n+\t.unsupported_caps = MMC_CAP(MMC_HS_200) |\n+\t\t\t MMC_CAP(UHS_SDR104),\n+\t.max_freq = 96000000,\n+};\n+\n+static const struct mmc_platform_fixups dra7x_es1_1_mmc23_fixups = {\n+\t.hw_rev = \"rev11\",\n+\t.unsupported_caps = MMC_CAP(MMC_HS_200) |\n+\t\t\t MMC_CAP(UHS_SDR104) |\n+\t\t\t MMC_CAP(UHS_SDR50),\n+\t.max_freq = 48000000,\n+};\n+\n+const struct mmc_platform_fixups *platform_fixups_mmc(uint32_t addr)\n+{\n+\tswitch (omap_revision()) {\n+\tcase DRA752_ES1_0:\n+\tcase DRA752_ES1_1:\n+\t\tif (addr == OMAP_HSMMC1_BASE)\n+\t\t\treturn &dra7x_es1_1_mmc1_fixups;\n+\t\telse\n+\t\t\treturn &dra7x_es1_1_mmc23_fixups;\n+\tdefault:\n+\t\treturn NULL;\n+\t}\n+}\n #endif\n \n #ifdef CONFIG_USB_DWC3\n","prefixes":["U-Boot","23/23"]}