{"id":815855,"url":"http://patchwork.ozlabs.org/api/patches/815855/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20170919213611.8988-3-jsnow@redhat.com/","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"msgid":"<20170919213611.8988-3-jsnow@redhat.com>","list_archive_url":null,"date":"2017-09-19T21:36:11","name":"[2/2] ppc: remove all unused CPU definitions","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"3d93edf06693d1b9684bc77ed21528c449aa51ec","submitter":{"id":64343,"url":"http://patchwork.ozlabs.org/api/people/64343/?format=json","name":"John Snow","email":"jsnow@redhat.com"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20170919213611.8988-3-jsnow@redhat.com/mbox/","series":[{"id":3971,"url":"http://patchwork.ozlabs.org/api/series/3971/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/list/?series=3971","date":"2017-09-19T21:36:11","name":"ppc: remove dead definitions","version":1,"mbox":"http://patchwork.ozlabs.org/series/3971/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/815855/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/815855/checks/","tags":{},"related":[],"headers":{"Return-Path":"<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@bilbo.ozlabs.org","Authentication-Results":["ozlabs.org;\n\tspf=pass (mailfrom) smtp.mailfrom=nongnu.org\n\t(client-ip=2001:4830:134:3::11; helo=lists.gnu.org;\n\tenvelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n\treceiver=<UNKNOWN>)","ext-mx01.extmail.prod.ext.phx2.redhat.com;\n\tdmarc=none (p=none dis=none) header.from=redhat.com","ext-mx01.extmail.prod.ext.phx2.redhat.com;\n\tspf=fail smtp.mailfrom=jsnow@redhat.com"],"Received":["from lists.gnu.org (lists.gnu.org [IPv6:2001:4830:134:3::11])\n\t(using TLSv1 with cipher AES256-SHA (256/256 bits))\n\t(No client certificate requested)\n\tby ozlabs.org (Postfix) with ESMTPS id 3xxbmt4KXzz9rvt\n\tfor <incoming@patchwork.ozlabs.org>;\n\tWed, 20 Sep 2017 07:37:02 +1000 (AEST)","from localhost ([::1]:45553 helo=lists.gnu.org)\n\tby lists.gnu.org with esmtp (Exim 4.71) (envelope-from\n\t<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>)\n\tid 1duQCS-00055N-Mf\n\tfor incoming@patchwork.ozlabs.org; Tue, 19 Sep 2017 17:37:00 -0400","from eggs.gnu.org ([2001:4830:134:3::10]:34797)\n\tby lists.gnu.org with esmtp (Exim 4.71)\n\t(envelope-from <jsnow@redhat.com>) id 1duQBn-000535-ND\n\tfor qemu-devel@nongnu.org; Tue, 19 Sep 2017 17:36:22 -0400","from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)\n\t(envelope-from <jsnow@redhat.com>) id 1duQBl-0003l7-E6\n\tfor qemu-devel@nongnu.org; Tue, 19 Sep 2017 17:36:19 -0400","from mx1.redhat.com ([209.132.183.28]:52510)\n\tby eggs.gnu.org with esmtps (TLS1.0:DHE_RSA_AES_256_CBC_SHA1:32)\n\t(Exim 4.71) (envelope-from <jsnow@redhat.com>) id 1duQBl-0003kr-5V\n\tfor qemu-devel@nongnu.org; Tue, 19 Sep 2017 17:36:17 -0400","from smtp.corp.redhat.com\n\t(int-mx03.intmail.prod.int.phx2.redhat.com [10.5.11.13])\n\t(using TLSv1.2 with cipher AECDH-AES256-SHA (256/256 bits))\n\t(No client certificate requested)\n\tby mx1.redhat.com (Postfix) with ESMTPS id 3547E81DF5;\n\tTue, 19 Sep 2017 21:36:16 +0000 (UTC)","from probe.bos.redhat.com (dhcp-17-130.bos.redhat.com\n\t[10.18.17.130])\n\tby smtp.corp.redhat.com (Postfix) with ESMTP id 43EA46060A;\n\tTue, 19 Sep 2017 21:36:15 +0000 (UTC)"],"DMARC-Filter":"OpenDMARC Filter v1.3.2 mx1.redhat.com 3547E81DF5","From":"John Snow <jsnow@redhat.com>","To":"qemu-devel@nongnu.org","Date":"Tue, 19 Sep 2017 17:36:11 -0400","Message-Id":"<20170919213611.8988-3-jsnow@redhat.com>","In-Reply-To":"<20170919213611.8988-1-jsnow@redhat.com>","References":"<20170919213611.8988-1-jsnow@redhat.com>","X-Scanned-By":"MIMEDefang 2.79 on 10.5.11.13","X-Greylist":"Sender IP whitelisted, not delayed by milter-greylist-4.5.16\n\t(mx1.redhat.com [10.5.110.25]);\n\tTue, 19 Sep 2017 21:36:16 +0000 (UTC)","X-detected-operating-system":"by eggs.gnu.org: GNU/Linux 2.2.x-3.x [generic]\n\t[fuzzy]","X-Received-From":"209.132.183.28","Subject":"[Qemu-devel] [PATCH 2/2] ppc: remove all unused CPU definitions","X-BeenThere":"qemu-devel@nongnu.org","X-Mailman-Version":"2.1.21","Precedence":"list","List-Id":"<qemu-devel.nongnu.org>","List-Unsubscribe":"<https://lists.nongnu.org/mailman/options/qemu-devel>,\n\t<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>","List-Archive":"<http://lists.nongnu.org/archive/html/qemu-devel/>","List-Post":"<mailto:qemu-devel@nongnu.org>","List-Help":"<mailto:qemu-devel-request@nongnu.org?subject=help>","List-Subscribe":"<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n\t<mailto:qemu-devel-request@nongnu.org?subject=subscribe>","Cc":"imammedo@redhat.com, thuth@redhat.com, John Snow <jsnow@redhat.com>,\n\tagraf@suse.de, david@gibson.dropbear.id.au","Errors-To":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"\"Qemu-devel\"\n\t<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>"},"content":"Remove *all* unused CPU definitions as indicated by compile-time\n`#if 0` constructs.\n\nSigned-off-by: John Snow <jsnow@redhat.com>\n---\n target/ppc/cpu-models.h | 223 ------------------------------------------------\n 1 file changed, 223 deletions(-)","diff":"diff --git a/target/ppc/cpu-models.h b/target/ppc/cpu-models.h\nindex b34b512..248f833 100644\n--- a/target/ppc/cpu-models.h\n+++ b/target/ppc/cpu-models.h\n@@ -44,184 +44,55 @@ enum {\n     /* PowerPC 401 cores */\n     CPU_POWERPC_401A1              = 0x00210000,\n     CPU_POWERPC_401B2              = 0x00220000,\n-#if 0\n-    CPU_POWERPC_401B3              = xxx,\n-#endif\n     CPU_POWERPC_401C2              = 0x00230000,\n     CPU_POWERPC_401D2              = 0x00240000,\n     CPU_POWERPC_401E2              = 0x00250000,\n     CPU_POWERPC_401F2              = 0x00260000,\n     CPU_POWERPC_401G2              = 0x00270000,\n     /* PowerPC 401 microcontrolers */\n-#if 0\n-    CPU_POWERPC_401GF              = xxx,\n-#endif\n #define CPU_POWERPC_IOP480           CPU_POWERPC_401B2\n     /* IBM Processor for Network Resources */\n     CPU_POWERPC_COBRA              = 0x10100000, /* XXX: 405 ? */\n-#if 0\n-    CPU_POWERPC_XIPCHIP            = xxx,\n-#endif\n     /* PowerPC 403 family */\n     /* PowerPC 403 microcontrollers */\n     CPU_POWERPC_403GA              = 0x00200011,\n     CPU_POWERPC_403GB              = 0x00200100,\n     CPU_POWERPC_403GC              = 0x00200200,\n     CPU_POWERPC_403GCX             = 0x00201400,\n-#if 0\n-    CPU_POWERPC_403GP              = xxx,\n-#endif\n     /* PowerPC 405 family */\n     /* PowerPC 405 cores */\n-#if 0\n-    CPU_POWERPC_405A3              = xxx,\n-#endif\n-#if 0\n-    CPU_POWERPC_405A4              = xxx,\n-#endif\n-#if 0\n-    CPU_POWERPC_405B3              = xxx,\n-#endif\n-#if 0\n-    CPU_POWERPC_405B4              = xxx,\n-#endif\n-#if 0\n-    CPU_POWERPC_405C3              = xxx,\n-#endif\n-#if 0\n-    CPU_POWERPC_405C4              = xxx,\n-#endif\n     CPU_POWERPC_405D2              = 0x20010000,\n-#if 0\n-    CPU_POWERPC_405D3              = xxx,\n-#endif\n     CPU_POWERPC_405D4              = 0x41810000,\n-#if 0\n-    CPU_POWERPC_405D5              = xxx,\n-#endif\n-#if 0\n-    CPU_POWERPC_405E4              = xxx,\n-#endif\n-#if 0\n-    CPU_POWERPC_405F4              = xxx,\n-#endif\n-#if 0\n-    CPU_POWERPC_405F5              = xxx,\n-#endif\n-#if 0\n-    CPU_POWERPC_405F6              = xxx,\n-#endif\n     /* PowerPC 405 microcontrolers */\n     /* XXX: missing 0x200108a0 */\n     CPU_POWERPC_405CRa             = 0x40110041,\n     CPU_POWERPC_405CRb             = 0x401100C5,\n     CPU_POWERPC_405CRc             = 0x40110145,\n     CPU_POWERPC_405EP              = 0x51210950,\n-#if 0\n-    CPU_POWERPC_405EXr             = xxx,\n-#endif\n     CPU_POWERPC_405EZ              = 0x41511460, /* 0x51210950 ? */\n-#if 0\n-    CPU_POWERPC_405FX              = xxx,\n-#endif\n     CPU_POWERPC_405GPa             = 0x40110000,\n     CPU_POWERPC_405GPb             = 0x40110040,\n     CPU_POWERPC_405GPc             = 0x40110082,\n     CPU_POWERPC_405GPd             = 0x401100C4,\n     CPU_POWERPC_405GPR             = 0x50910951,\n-#if 0\n-    CPU_POWERPC_405H               = xxx,\n-#endif\n-#if 0\n-    CPU_POWERPC_405L               = xxx,\n-#endif\n     CPU_POWERPC_405LP              = 0x41F10000,\n-#if 0\n-    CPU_POWERPC_405PM              = xxx,\n-#endif\n-#if 0\n-    CPU_POWERPC_405PS              = xxx,\n-#endif\n-#if 0\n-    CPU_POWERPC_405S               = xxx,\n-#endif\n     /* IBM network processors */\n     CPU_POWERPC_NPE405H            = 0x414100C0,\n     CPU_POWERPC_NPE405H2           = 0x41410140,\n     CPU_POWERPC_NPE405L            = 0x416100C0,\n     CPU_POWERPC_NPE4GS3            = 0x40B10000,\n-#if 0\n-    CPU_POWERPC_NPCxx1             = xxx,\n-#endif\n-#if 0\n-    CPU_POWERPC_NPR161             = xxx,\n-#endif\n-#if 0\n-    CPU_POWERPC_LC77700            = xxx,\n-#endif\n     /* IBM STBxxx (PowerPC 401/403/405 core based microcontrollers) */\n-#if 0\n-    CPU_POWERPC_STB01000           = xxx,\n-#endif\n-#if 0\n-    CPU_POWERPC_STB01010           = xxx,\n-#endif\n-#if 0\n-    CPU_POWERPC_STB0210            = xxx, /* 401B3 */\n-#endif\n     CPU_POWERPC_STB03              = 0x40310000, /* 0x40130000 ? */\n-#if 0\n-    CPU_POWERPC_STB043             = xxx,\n-#endif\n-#if 0\n-    CPU_POWERPC_STB045             = xxx,\n-#endif\n     CPU_POWERPC_STB04              = 0x41810000,\n     CPU_POWERPC_STB25              = 0x51510950,\n-#if 0\n-    CPU_POWERPC_STB130             = xxx,\n-#endif\n     /* Xilinx cores */\n     CPU_POWERPC_X2VP4              = 0x20010820,\n     CPU_POWERPC_X2VP20             = 0x20010860,\n-#if 0\n-    CPU_POWERPC_ZL10310            = xxx,\n-#endif\n-#if 0\n-    CPU_POWERPC_ZL10311            = xxx,\n-#endif\n-#if 0\n-    CPU_POWERPC_ZL10320            = xxx,\n-#endif\n-#if 0\n-    CPU_POWERPC_ZL10321            = xxx,\n-#endif\n     /* PowerPC 440 family */\n     /* Generic PowerPC 440 */\n #define CPU_POWERPC_440              CPU_POWERPC_440GXf\n     /* PowerPC 440 cores */\n-#if 0\n-    CPU_POWERPC_440A4              = xxx,\n-#endif\n     CPU_POWERPC_440_XILINX         = 0x7ff21910,\n-#if 0\n-    CPU_POWERPC_440A5              = xxx,\n-#endif\n-#if 0\n-    CPU_POWERPC_440B4              = xxx,\n-#endif\n-#if 0\n-    CPU_POWERPC_440F5              = xxx,\n-#endif\n-#if 0\n-    CPU_POWERPC_440G5              = xxx,\n-#endif\n-#if 0\n-    CPU_POWERPC_440H4              = xxx,\n-#endif\n-#if 0\n-    CPU_POWERPC_440H6              = xxx,\n-#endif\n     /* PowerPC 440 microcontrolers */\n     CPU_POWERPC_440EPa             = 0x42221850,\n     CPU_POWERPC_440EPb             = 0x422218D3,\n@@ -234,24 +105,11 @@ enum {\n     CPU_POWERPC_440GXb             = 0x51B21851,\n     CPU_POWERPC_440GXc             = 0x51B21892,\n     CPU_POWERPC_440GXf             = 0x51B21894,\n-#if 0\n-    CPU_POWERPC_440S               = xxx,\n-#endif\n     CPU_POWERPC_440SP              = 0x53221850,\n     CPU_POWERPC_440SP2             = 0x53221891,\n     CPU_POWERPC_440SPE             = 0x53421890,\n     /* PowerPC 460 family */\n-#if 0\n-    /* Generic PowerPC 464 */\n-#define CPU_POWERPC_464              CPU_POWERPC_464H90\n-#endif\n     /* PowerPC 464 microcontrolers */\n-#if 0\n-    CPU_POWERPC_464H90             = xxx,\n-#endif\n-#if 0\n-    CPU_POWERPC_464H90FP           = xxx,\n-#endif\n     /* Freescale embedded PowerPC cores */\n     /* PowerPC MPC 5xx cores (aka RCPU) */\n     CPU_POWERPC_MPC5xx             = 0x00020020,\n@@ -280,15 +138,6 @@ enum {\n #define CPU_POWERPC_MPC5200B_v21     CPU_POWERPC_G2LEgp1\n     /* e200 family */\n     /* e200 cores */\n-#if 0\n-    CPU_POWERPC_e200z0             = xxx,\n-#endif\n-#if 0\n-    CPU_POWERPC_e200z1             = xxx,\n-#endif\n-#if 0 /* ? */\n-    CPU_POWERPC_e200z3             = 0x81120000,\n-#endif\n     CPU_POWERPC_e200z5             = 0x81000000,\n     CPU_POWERPC_e200z6             = 0x81120000,\n     /* e300 family */\n@@ -406,9 +255,6 @@ enum {\n     /* XXX: missing 0x000a0100 */\n     /* XXX: missing 0x00093102 */\n     CPU_POWERPC_604R               = 0x000a0101,\n-#if 0\n-    CPU_POWERPC_604EV              = xxx, /* XXX: same as 604R ? */\n-#endif\n     /* PowerPC 740/750 cores (aka G3) */\n     /* XXX: missing 0x00084202 */\n     CPU_POWERPC_7x0_v10            = 0x00080100,\n@@ -463,9 +309,6 @@ enum {\n     CPU_POWERPC_7x5_v26            = 0x00083206,\n     CPU_POWERPC_7x5_v27            = 0x00083207,\n     CPU_POWERPC_7x5_v28            = 0x00083208,\n-#if 0\n-    CPU_POWERPC_7x5P               = xxx,\n-#endif\n     /* PowerPC 74xx cores (aka G4) */\n     /* XXX: missing 0x000C1101 */\n     CPU_POWERPC_7400_v10           = 0x000C0100,\n@@ -553,12 +396,6 @@ enum {\n     /* XXX: should be POWER (RIOS), RSC3308, RSC4608,\n      * POWER2 (RIOS2) & RSC2 (P2SC) here\n      */\n-#if 0\n-    CPU_POWER                      = xxx, /* 0x20000 ? 0x30000 for RSC ? */\n-#endif\n-#if 0\n-    CPU_POWER2                     = xxx, /* 0x40000 ? */\n-#endif\n     /* PA Semi core */\n     CPU_POWERPC_PA6T               = 0x00900000,\n };\n@@ -582,60 +419,6 @@ enum {\n     POWERPC_SVR_5200B_v20          = 0x80110020,\n     POWERPC_SVR_5200B_v21          = 0x80110021,\n #define POWERPC_SVR_55xx             POWERPC_SVR_5567\n-#if 0\n-    POWERPC_SVR_5533               = xxx,\n-#endif\n-#if 0\n-    POWERPC_SVR_5534               = xxx,\n-#endif\n-#if 0\n-    POWERPC_SVR_5553               = xxx,\n-#endif\n-#if 0\n-    POWERPC_SVR_5554               = xxx,\n-#endif\n-#if 0\n-    POWERPC_SVR_5561               = xxx,\n-#endif\n-#if 0\n-    POWERPC_SVR_5565               = xxx,\n-#endif\n-#if 0\n-    POWERPC_SVR_5566               = xxx,\n-#endif\n-#if 0\n-    POWERPC_SVR_5567               = xxx,\n-#endif\n-#if 0\n-    POWERPC_SVR_8313               = xxx,\n-#endif\n-#if 0\n-    POWERPC_SVR_8313E              = xxx,\n-#endif\n-#if 0\n-    POWERPC_SVR_8314               = xxx,\n-#endif\n-#if 0\n-    POWERPC_SVR_8314E              = xxx,\n-#endif\n-#if 0\n-    POWERPC_SVR_8315               = xxx,\n-#endif\n-#if 0\n-    POWERPC_SVR_8315E              = xxx,\n-#endif\n-#if 0\n-    POWERPC_SVR_8321               = xxx,\n-#endif\n-#if 0\n-    POWERPC_SVR_8321E              = xxx,\n-#endif\n-#if 0\n-    POWERPC_SVR_8323               = xxx,\n-#endif\n-#if 0\n-    POWERPC_SVR_8323E              = xxx,\n-#endif\n     POWERPC_SVR_8343               = 0x80570010,\n     POWERPC_SVR_8343A              = 0x80570030,\n     POWERPC_SVR_8343E              = 0x80560010,\n@@ -652,12 +435,6 @@ enum {\n     POWERPC_SVR_8349A              = 0x80510030,\n     POWERPC_SVR_8349E              = 0x80500010,\n     POWERPC_SVR_8349EA             = 0x80500030,\n-#if 0\n-    POWERPC_SVR_8358E              = xxx,\n-#endif\n-#if 0\n-    POWERPC_SVR_8360E              = xxx,\n-#endif\n #define POWERPC_SVR_E500             0x40000000\n     POWERPC_SVR_8377               = 0x80C70010 | POWERPC_SVR_E500,\n     POWERPC_SVR_8377E              = 0x80C60010 | POWERPC_SVR_E500,\n","prefixes":["2/2"]}