{"id":815186,"url":"http://patchwork.ozlabs.org/api/patches/815186/?format=json","web_url":"http://patchwork.ozlabs.org/project/netdev/patch/20170918214128.27896-8-f.fainelli@gmail.com/","project":{"id":7,"url":"http://patchwork.ozlabs.org/api/projects/7/?format=json","name":"Linux network development","link_name":"netdev","list_id":"netdev.vger.kernel.org","list_email":"netdev@vger.kernel.org","web_url":null,"scm_url":null,"webscm_url":null,"list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"msgid":"<20170918214128.27896-8-f.fainelli@gmail.com>","list_archive_url":null,"date":"2017-09-18T21:41:23","name":"[net-next,07/12] net: dsa: b53: Define EEE register page","commit_ref":null,"pull_url":null,"state":"changes-requested","archived":true,"hash":"3ae34bfc89e9e3dc757b13adf176ac2c7a47bbad","submitter":{"id":2800,"url":"http://patchwork.ozlabs.org/api/people/2800/?format=json","name":"Florian Fainelli","email":"f.fainelli@gmail.com"},"delegate":{"id":34,"url":"http://patchwork.ozlabs.org/api/users/34/?format=json","username":"davem","first_name":"David","last_name":"Miller","email":"davem@davemloft.net"},"mbox":"http://patchwork.ozlabs.org/project/netdev/patch/20170918214128.27896-8-f.fainelli@gmail.com/mbox/","series":[{"id":3739,"url":"http://patchwork.ozlabs.org/api/series/3739/?format=json","web_url":"http://patchwork.ozlabs.org/project/netdev/list/?series=3739","date":"2017-09-18T21:41:16","name":"net: dsa: b53/bcm_sf2 cleanups","version":1,"mbox":"http://patchwork.ozlabs.org/series/3739/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/815186/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/815186/checks/","tags":{},"related":[],"headers":{"Return-Path":"<netdev-owner@vger.kernel.org>","X-Original-To":"patchwork-incoming@ozlabs.org","Delivered-To":"patchwork-incoming@ozlabs.org","Authentication-Results":["ozlabs.org;\n\tspf=none (mailfrom) smtp.mailfrom=vger.kernel.org\n\t(client-ip=209.132.180.67; helo=vger.kernel.org;\n\tenvelope-from=netdev-owner@vger.kernel.org;\n\treceiver=<UNKNOWN>)","ozlabs.org; dkim=pass (2048-bit key;\n\tunprotected) header.d=gmail.com header.i=@gmail.com\n\theader.b=\"V693iMw+\"; dkim-atps=neutral"],"Received":["from vger.kernel.org (vger.kernel.org [209.132.180.67])\n\tby ozlabs.org (Postfix) with ESMTP id 3xwzx86XB1z9ryv\n\tfor <patchwork-incoming@ozlabs.org>;\n\tTue, 19 Sep 2017 07:42:04 +1000 (AEST)","(majordomo@vger.kernel.org) by vger.kernel.org via listexpand\n\tid S1751586AbdIRVmC (ORCPT <rfc822;patchwork-incoming@ozlabs.org>);\n\tMon, 18 Sep 2017 17:42:02 -0400","from mail-wr0-f196.google.com ([209.85.128.196]:34556 \"EHLO\n\tmail-wr0-f196.google.com\" rhost-flags-OK-OK-OK-OK) by vger.kernel.org\n\twith ESMTP id S1751529AbdIRVl7 (ORCPT\n\t<rfc822;netdev@vger.kernel.org>); Mon, 18 Sep 2017 17:41:59 -0400","by mail-wr0-f196.google.com with SMTP id k20so1142220wre.1\n\tfor <netdev@vger.kernel.org>; Mon, 18 Sep 2017 14:41:59 -0700 (PDT)","from fainelli-desktop.broadcom.com ([192.19.255.250])\n\tby smtp.gmail.com with ESMTPSA id\n\te34sm9242761wre.15.2017.09.18.14.41.54\n\t(version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128);\n\tMon, 18 Sep 2017 14:41:57 -0700 (PDT)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n\td=gmail.com; s=20161025;\n\th=from:to:cc:subject:date:message-id:in-reply-to:references;\n\tbh=JGe3bAA0tFlpGwp76RlzuFZecOEfFDNnNIZJnAIvnWA=;\n\tb=V693iMw+Pp65Ufv+XtrzftUydl7rA+0mY5/X0W0FmeA5tfBMLmBeBJaOzBbhyJboUn\n\tgc5LW/WCDu949AaFbNHbjG3o7g1E5hBE9YiPYrPXUc1dkRC1mezzeD10VG9Pk2Tzrgs6\n\tVBqhOslHTVQ2N2Yh3R1NmFc682kmcZu6HU3u3Z6ND6EN72jBJH1ULYoiPEVxQBup+Sm4\n\td3KmjQ///AfDQGcb5pIm4PRgrfhG0FUhd7q4h9PuZw+Op/KgD2ia1omLn3xo/i8f9ES2\n\t00oaDKIf/sRYehFGeXX2qUjiCj6yx9ar160bvp1on2CfF5TVPEychEQEAuwbZCpzKS9o\n\twonQ==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n\td=1e100.net; s=20161025;\n\th=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to\n\t:references;\n\tbh=JGe3bAA0tFlpGwp76RlzuFZecOEfFDNnNIZJnAIvnWA=;\n\tb=R8QWUTTAd6SUqfe6ybHDKuv9O8BZL8P9YWMYsT1Z0H6sreIENqLkYYNgEn9vzABZKg\n\tOukd2wEJPjRjf/r5GFqqb6gh/6fxSI3N13Oqlskw2616qx4nfHDmTJhPBHPuSbc6ibG4\n\t/95GJNovumQ8ZJKrSyLb8pZ7H083fJ7xPmKK/zyIz8WmiXQ+r+E4IaT+iEJ3RjOFaQIo\n\t4ZH8MheOt/Z3dPZhX6FzplgVb3p9VAf2j8apqvR7a++hgg2ErJ6yFROrWZISaxp100QO\n\tI+WS2x6PW5q2MdeQjuPZBZvctk7GUQSwoyrswa6c3yjKJ4rqF7cL95NIBzJbTOphD5EC\n\tJWKQ==","X-Gm-Message-State":"AHPjjUhBWpAiG33l45uZu2BQLACT4rHWEOXOf6Zfo1fDWXVZmVlcJAVK\n\tdtTQtGrHyvZLbG45OhQ=","X-Google-Smtp-Source":"ADKCNb694mvnHQX7qTR4D2RwmotYYfLFAt4MnrBLXmfSWg5N0CrmG+BZe5uldcYgiKAKDEajbzmaBg==","X-Received":"by 10.223.148.165 with SMTP id 34mr28070978wrr.20.1505770918214; \n\tMon, 18 Sep 2017 14:41:58 -0700 (PDT)","From":"Florian Fainelli <f.fainelli@gmail.com>","To":"netdev@vger.kernel.org","Cc":"davem@davemloft.net, andrew@lunn.ch, vivien.didelot@savoirfairelinux.com,\n\tFlorian Fainelli <f.fainelli@gmail.com>","Subject":"[PATCH net-next 07/12] net: dsa: b53: Define EEE register page","Date":"Mon, 18 Sep 2017 14:41:23 -0700","Message-Id":"<20170918214128.27896-8-f.fainelli@gmail.com>","X-Mailer":"git-send-email 2.9.3","In-Reply-To":"<20170918214128.27896-1-f.fainelli@gmail.com>","References":"<20170918214128.27896-1-f.fainelli@gmail.com>","Sender":"netdev-owner@vger.kernel.org","Precedence":"bulk","List-ID":"<netdev.vger.kernel.org>","X-Mailing-List":"netdev@vger.kernel.org"},"content":"In preparation for migrating the EEE code from bcm_sf2 to b53, define the full\nEEE register page and offsets within that page.\n\nSigned-off-by: Florian Fainelli <f.fainelli@gmail.com>\n---\n drivers/net/dsa/b53/b53_regs.h | 41 +++++++++++++++++++++++++++++++++++++++++\n 1 file changed, 41 insertions(+)","diff":"diff --git a/drivers/net/dsa/b53/b53_regs.h b/drivers/net/dsa/b53/b53_regs.h\nindex 5e8b8e31fee8..2a9f421680aa 100644\n--- a/drivers/net/dsa/b53/b53_regs.h\n+++ b/drivers/net/dsa/b53/b53_regs.h\n@@ -50,6 +50,9 @@\n /* Jumbo Frame Registers */\n #define B53_JUMBO_PAGE\t\t\t0x40\n \n+/* EEE Control Registers Page */\n+#define B53_EEE_PAGE\t\t\t0x92\n+\n /* CFP Configuration Registers Page */\n #define B53_CFP_PAGE\t\t\t0xa1\n \n@@ -472,6 +475,44 @@\n #define   JMS_MAX_SIZE\t\t\t9724\n \n /*************************************************************************\n+ * EEE Configuration Page Registers\n+ *************************************************************************/\n+\n+/* EEE Enable control register (16 bit) */\n+#define B53_EEE_EN_CTRL\t\t\t0x00\n+\n+/* EEE LPI assert status register (16 bit) */\n+#define B53_EEE_LPI_ASSERT_STS\t\t0x02\n+\n+/* EEE LPI indicate status register (16 bit) */\n+#define B53_EEE_LPI_INDICATE\t\t0x4\n+\n+/* EEE Receiving idle symbols status register (16 bit) */\n+#define B53_EEE_RX_IDLE_SYM_STS\t\t0x6\n+\n+/* EEE Pipeline timer register (32 bit) */\n+#define B53_EEE_PIP_TIMER\t\t0xC\n+\n+/* EEE Sleep timer Gig register (32 bit) */\n+#define B53_EEE_SLEEP_TIMER_GIG(i)\t(0x10 + 4 * (i))\n+\n+/* EEE Sleep timer FE register (32 bit) */\n+#define B53_EEE_SLEEP_TIMER_FE(i)\t(0x34 + 4 * (i))\n+\n+/* EEE Minimum LP timer Gig register (32 bit) */\n+#define B53_EEE_MIN_LP_TIMER_GIG(i)\t(0x58 + 4 * (i))\n+\n+/* EEE Minimum LP timer FE register (32 bit) */\n+#define B53_EEE_MIN_LP_TIMER_FE(i)\t(0x7c + 4 * (i))\n+\n+/* EEE Wake timer Gig register (16 bit) */\n+#define B53_EEE_WAKE_TIMER_GIG(i)\t(0xa0 + 2 * (i))\n+\n+/* EEE Wake timer FE register (16 bit) */\n+#define B53_EEE_WAKE_TIMER_FE(i)\t(0xb2 + 2 * (i))\n+\n+\n+/*************************************************************************\n  * CFP Configuration Page Registers\n  *************************************************************************/\n \n","prefixes":["net-next","07/12"]}