{"id":814361,"url":"http://patchwork.ozlabs.org/api/patches/814361/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-tegra/patch/1505502613-11801-1-git-send-email-nicoleotsuka@gmail.com/","project":{"id":21,"url":"http://patchwork.ozlabs.org/api/projects/21/?format=json","name":"Linux Tegra Development","link_name":"linux-tegra","list_id":"linux-tegra.vger.kernel.org","list_email":"linux-tegra@vger.kernel.org","web_url":null,"scm_url":null,"webscm_url":null,"list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"msgid":"<1505502613-11801-1-git-send-email-nicoleotsuka@gmail.com>","list_archive_url":null,"date":"2017-09-15T19:10:13","name":"[v2] clk: tegra: Use readl_relaxed_poll_timeout_atomic in tegra210_clock_init","commit_ref":null,"pull_url":null,"state":"deferred","archived":false,"hash":"21774045d3f6eab10ad3c4a122b6b96491b4996c","submitter":{"id":36301,"url":"http://patchwork.ozlabs.org/api/people/36301/?format=json","name":"Nicolin Chen","email":"nicoleotsuka@gmail.com"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/linux-tegra/patch/1505502613-11801-1-git-send-email-nicoleotsuka@gmail.com/mbox/","series":[{"id":3355,"url":"http://patchwork.ozlabs.org/api/series/3355/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-tegra/list/?series=3355","date":"2017-09-15T19:10:13","name":"[v2] clk: tegra: Use readl_relaxed_poll_timeout_atomic in tegra210_clock_init","version":2,"mbox":"http://patchwork.ozlabs.org/series/3355/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/814361/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/814361/checks/","tags":{},"related":[],"headers":{"Return-Path":"","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@bilbo.ozlabs.org","Authentication-Results":["ozlabs.org;\n\tspf=none (mailfrom) smtp.mailfrom=vger.kernel.org\n\t(client-ip=209.132.180.67; helo=vger.kernel.org;\n\tenvelope-from=linux-tegra-owner@vger.kernel.org;\n\treceiver=)","ozlabs.org;\n\tdkim=fail reason=\"signature verification failed\" (2048-bit key;\n\tunprotected) header.d=gmail.com header.i=@gmail.com\n\theader.b=\"JuXt8Ltm\"; dkim-atps=neutral"],"Received":["from vger.kernel.org (vger.kernel.org [209.132.180.67])\n\tby ozlabs.org (Postfix) with ESMTP id 3xv4hs2d2Rz9s7g\n\tfor ;\n\tSat, 16 Sep 2017 05:09:49 +1000 (AEST)","(majordomo@vger.kernel.org) by vger.kernel.org via listexpand\n\tid S1751523AbdIOTJs (ORCPT );\n\tFri, 15 Sep 2017 15:09:48 -0400","from mail-pg0-f67.google.com ([74.125.83.67]:36522 \"EHLO\n\tmail-pg0-f67.google.com\" rhost-flags-OK-OK-OK-OK) by vger.kernel.org\n\twith ESMTP id S1751454AbdIOTJr (ORCPT\n\t);\n\tFri, 15 Sep 2017 15:09:47 -0400","by mail-pg0-f67.google.com with SMTP id d8so1753571pgt.3;\n\tFri, 15 Sep 2017 12:09:47 -0700 (PDT)","from Asurada-Nvidia.nvidia.com (searspoint.nvidia.com.\n\t[216.228.112.21]) by smtp.gmail.com with ESMTPSA id\n\tp71sm5409118pfl.56.2017.09.15.12.09.45\n\t(version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128);\n\tFri, 15 Sep 2017 12:09:45 -0700 (PDT)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n\td=gmail.com; s=20161025;\n\th=from:to:cc:subject:date:message-id;\n\tbh=EQwv7QLjZl7qgW0hXJ1xuzElPZInyVzBgPBPaOgaN80=;\n\tb=JuXt8LtmS6xPodkWY7dxNDgf45or7t03CAaObvgkCJDhts1oI9lzGAN1pByp7tayVv\n\tho0ahR2Bm9KRZGqSPDsSMJCYwxZMSI/YQSyJi4yjCVd0NFPE1DmLNGeLC/NYdvUiMMMh\n\t+xTXK2toCcw0tmZhDwvw7E7qBg1lr570BE5qtvsKmhS/KfsY+UkAGJFrM3xoSOZw4RYx\n\teLbhZeVXsqFmLwrkoegQwrlzFsv9wB+n6KJ11XaZVUrio5yDzxjo0+3w/f05UQ1kYvh9\n\tL7afgvjHFJOZGXGsIuNHhTircFdsMyFXsKXjn+Y8pmwd6zMqtzsYFBojDpb46mXdkxk9\n\tHeNw==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n\td=1e100.net; s=20161025;\n\th=x-gm-message-state:from:to:cc:subject:date:message-id;\n\tbh=EQwv7QLjZl7qgW0hXJ1xuzElPZInyVzBgPBPaOgaN80=;\n\tb=PBnVBYDT1N8gafbSK6HICvrwRvxI0k2jI/wbX4T8gqNqJZReHcVscx93oxgzdblPeK\n\tkenspRcHaz1AZ3RH0jKVOatR+jAYqsPTb50kTPX/GLr9WqIiq216y3qfVKBnEsM1RgJn\n\tOnLfQOTgI8lVQ0KxnW2s7mE9MpE+y9mVp+hRg80Wd74CnBz1KPjPA6bHTuk8gDo56JFN\n\tZQ4INzPvdmbdFKq8Iv0TYl72XbywTumqUDWhWLuNOni/lOiDh1tGnDDF59kPCbfmW88L\n\tOYei7VUVcVqNNQY8LBF5rHLU3LKf1/gnMg26uIU0IUAqw34i33RPUkN9lshk4JuoT34x\n\tMqtg==","X-Gm-Message-State":"AHPjjUhWbCi2VKl0x9G9/8SPvReNsPcFc2QsSSVNX9B2axZ7+uJXBuqS\n\tLnr7LfU6hgQhOqkf","X-Google-Smtp-Source":"ADKCNb45FKTS7hZ+MVrB43KRRi5b56qSm+KniQ2+vnSDIyed2A38Id3JUgY+T4V6Y14PzU8jljKfvg==","X-Received":"by 10.98.160.131 with SMTP id p3mr26182479pfl.260.1505502586452; \n\tFri, 15 Sep 2017 12:09:46 -0700 (PDT)","From":"Nicolin Chen ","To":"thierry.reding@gmail.com, sboyd@codeaurora.org, pdeschrijver@nvidia.com","Cc":"linux-kernel@vger.kernel.org, linux-tegra@vger.kernel.org,\n\tlinux-clk@vger.kernel.org, jonathanh@nvidia.com,\n\tmturquette@baylibre.com, pgaikwad@nvidia.com","Subject":"[PATCH v2] clk: tegra: Use readl_relaxed_poll_timeout_atomic in\n\ttegra210_clock_init","Date":"Fri, 15 Sep 2017 12:10:13 -0700","Message-Id":"<1505502613-11801-1-git-send-email-nicoleotsuka@gmail.com>","X-Mailer":"git-send-email 2.1.4","Sender":"linux-tegra-owner@vger.kernel.org","Precedence":"bulk","List-ID":"","X-Mailing-List":"linux-tegra@vger.kernel.org"},"content":"Below is the call trace of tegra210_init_pllu() function:\n start_kernel()\n -> time_init()\n --> of_clk_init()\n ---> tegra210_clock_init()\n ----> tegra210_pll_init()\n -----> tegra210_init_pllu()\n\nBecause the preemption is disabled in the start_kernel before calling\ntime_init, tegra210_init_pllu is actually in an atomic context while\nit includes a readl_relaxed_poll_timeout that might sleep.\n\nSo this patch just changes this readl_relaxed_poll_timeout() to its\natomic version.\n\nSigned-off-by: Nicolin Chen \nAcked-By: Peter De Schrijver \n---\nChangelog\nv2:\n * Corrected a typo in the commit log\n * Added Peter's Acked-by.\n\n drivers/clk/tegra/clk-tegra210.c | 4 ++--\n 1 file changed, 2 insertions(+), 2 deletions(-)","diff":"diff --git a/drivers/clk/tegra/clk-tegra210.c b/drivers/clk/tegra/clk-tegra210.c\nindex 0b9789a..ea695c4 100644\n--- a/drivers/clk/tegra/clk-tegra210.c\n+++ b/drivers/clk/tegra/clk-tegra210.c\n@@ -2587,8 +2587,8 @@ static int tegra210_enable_pllu(void)\n \treg |= PLL_ENABLE;\n \twritel(reg, clk_base + PLLU_BASE);\n \n-\treadl_relaxed_poll_timeout(clk_base + PLLU_BASE, reg,\n-\t\t\t\t reg & PLL_BASE_LOCK, 2, 1000);\n+\treadl_relaxed_poll_timeout_atomic(clk_base + PLLU_BASE, reg,\n+\t\t\t\t\t reg & PLL_BASE_LOCK, 2, 1000);\n \tif (!(reg & PLL_BASE_LOCK)) {\n \t\tpr_err(\"Timed out waiting for PLL_U to lock\\n\");\n \t\treturn -ETIMEDOUT;\n","prefixes":["v2"]}