{"id":812956,"url":"http://patchwork.ozlabs.org/api/patches/812956/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20170912162513.21694-8-richard.henderson@linaro.org/","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"msgid":"<20170912162513.21694-8-richard.henderson@linaro.org>","list_archive_url":null,"date":"2017-09-12T16:25:04","name":"[v2,07/16] target/arm: Align vector registers","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"61c635c8741e07e521c8d1eba0a8516d1e178b1c","submitter":{"id":72104,"url":"http://patchwork.ozlabs.org/api/people/72104/?format=json","name":"Richard Henderson","email":"richard.henderson@linaro.org"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20170912162513.21694-8-richard.henderson@linaro.org/mbox/","series":[{"id":2737,"url":"http://patchwork.ozlabs.org/api/series/2737/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/list/?series=2737","date":"2017-09-12T16:24:59","name":"TCG vectorization and example conversion","version":2,"mbox":"http://patchwork.ozlabs.org/series/2737/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/812956/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/812956/checks/","tags":{},"related":[],"headers":{"Return-Path":"","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@bilbo.ozlabs.org","Authentication-Results":["ozlabs.org;\n\tspf=pass (mailfrom) smtp.mailfrom=nongnu.org\n\t(client-ip=2001:4830:134:3::11; helo=lists.gnu.org;\n\tenvelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n\treceiver=)","ozlabs.org;\n\tdkim=fail reason=\"signature verification failed\" (1024-bit key;\n\tunprotected) header.d=linaro.org header.i=@linaro.org\n\theader.b=\"EpIgwXfb\"; dkim-atps=neutral"],"Received":["from lists.gnu.org (lists.gnu.org [IPv6:2001:4830:134:3::11])\n\t(using TLSv1 with cipher AES256-SHA (256/256 bits))\n\t(No client certificate requested)\n\tby ozlabs.org (Postfix) with ESMTPS id 3xs9GZ3c6wz9s7f\n\tfor ;\n\tWed, 13 Sep 2017 02:28:54 +1000 (AEST)","from localhost ([::1]:36896 helo=lists.gnu.org)\n\tby lists.gnu.org with esmtp (Exim 4.71) (envelope-from\n\t)\n\tid 1dro3Q-0004gL-FR\n\tfor incoming@patchwork.ozlabs.org; Tue, 12 Sep 2017 12:28:52 -0400","from eggs.gnu.org ([2001:4830:134:3::10]:37920)\n\tby lists.gnu.org with esmtp (Exim 4.71)\n\t(envelope-from ) id 1dro07-0001il-IL\n\tfor qemu-devel@nongnu.org; Tue, 12 Sep 2017 12:25:28 -0400","from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)\n\t(envelope-from ) id 1dro06-00072s-N0\n\tfor qemu-devel@nongnu.org; Tue, 12 Sep 2017 12:25:27 -0400","from mail-pg0-x229.google.com ([2607:f8b0:400e:c05::229]:37514)\n\tby eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)\n\t(Exim 4.71) (envelope-from )\n\tid 1dro06-00072T-Hu\n\tfor qemu-devel@nongnu.org; Tue, 12 Sep 2017 12:25:26 -0400","by mail-pg0-x229.google.com with SMTP id d8so22188871pgt.4\n\tfor ; Tue, 12 Sep 2017 09:25:26 -0700 (PDT)","from bigtime.twiddle.net (97-126-103-167.tukw.qwest.net.\n\t[97.126.103.167]) by smtp.gmail.com with ESMTPSA id\n\tb22sm20382140pfh.175.2017.09.12.09.25.24\n\t(version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256);\n\tTue, 12 Sep 2017 09:25:24 -0700 (PDT)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google;\n\th=from:to:cc:subject:date:message-id:in-reply-to:references;\n\tbh=dLeto0TfU6ybW30lLeQErA2KlaCYIsArfe2KrlRNA6E=;\n\tb=EpIgwXfbVg01glxjsk4nEzcRxYgOG08KUdBkq5R2CUmJ57+1a37ARia18wDuoL5o9E\n\to453X5tmt+hCDbAInslfQPCM6JlUqon/mfLCT7CVLAxoitYjL3M8Ehba5VNaM5wiVxhB\n\tcEYmU2JGEa9V3k2iaylpdgUt7xTdytbGMkdOA=","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n\td=1e100.net; s=20161025;\n\th=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to\n\t:references;\n\tbh=dLeto0TfU6ybW30lLeQErA2KlaCYIsArfe2KrlRNA6E=;\n\tb=XEETEiZKhwLhLZnkgHLBqqAql3eFOQ5FrUTcxsaFVf5V4qWkueX9GQcF4IZO7rZfTR\n\tO6yNEeSJI/lUB0yAhhRMsHybKjroXg7aen4Mhcr2GzggVe5a4TTjnoGpZycYHy7rBUzP\n\tIb3sRNCeHc8UO26AwIyocjgUWv4gM/Glm/yV3t479pVQdRtrB11gi4loritGF90IqJoI\n\tlQHyVOWoLW7ITUKnj+1BYRfyehGtIP7V8lOb6JH/MVcV+wGv0dPN3KR6+Q/5WOcNPLOn\n\tfVw2M5954bRyEFYEwtNruveobVAt+ODtCYtZbpAk9OjpGIxxWciNpDk8DmmLggDbvRaS\n\tm++w==","X-Gm-Message-State":"AHPjjUgWu1MQVmFzk52vIUE5sWLux7tuN8IcBulN5V3u9cr4z/ZJmRWM\n\tnLnIC8Kc6/ugJB75Ewwveg==","X-Google-Smtp-Source":"ADKCNb7vMiPtjNiNsi4euIoCNzugoRNs+h7+lebyYdXr7tRnioO7tIRvDp9uANfafju4asY1854HLQ==","X-Received":"by 10.98.67.209 with SMTP id l78mr15700853pfi.3.1505233525411;\n\tTue, 12 Sep 2017 09:25:25 -0700 (PDT)","From":"Richard Henderson ","To":"qemu-devel@nongnu.org","Date":"Tue, 12 Sep 2017 09:25:04 -0700","Message-Id":"<20170912162513.21694-8-richard.henderson@linaro.org>","X-Mailer":"git-send-email 2.13.5","In-Reply-To":"<20170912162513.21694-1-richard.henderson@linaro.org>","References":"<20170912162513.21694-1-richard.henderson@linaro.org>","X-detected-operating-system":"by eggs.gnu.org: Genre and OS details not\n\trecognized.","X-Received-From":"2607:f8b0:400e:c05::229","Subject":"[Qemu-devel] [PATCH v2 07/16] target/arm: Align vector registers","X-BeenThere":"qemu-devel@nongnu.org","X-Mailman-Version":"2.1.21","Precedence":"list","List-Id":"","List-Unsubscribe":",\n\t","List-Archive":"","List-Post":"","List-Help":"","List-Subscribe":",\n\t","Cc":"alex.bennee@linaro.org, f4bug@amsat.org","Errors-To":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"\"Qemu-devel\"\n\t"},"content":"Signed-off-by: Richard Henderson \n---\n target/arm/cpu.h | 2 +-\n 1 file changed, 1 insertion(+), 1 deletion(-)","diff":"diff --git a/target/arm/cpu.h b/target/arm/cpu.h\nindex 98b9b26fd3..419f008277 100644\n--- a/target/arm/cpu.h\n+++ b/target/arm/cpu.h\n@@ -486,7 +486,7 @@ typedef struct CPUARMState {\n * the two execution states, and means we do not need to explicitly\n * map these registers when changing states.\n */\n- float64 regs[64];\n+ float64 regs[64] __attribute__((aligned(16)));\n \n uint32_t xregs[16];\n /* We store these fpcsr fields separately for convenience. */\n","prefixes":["v2","07/16"]}