{"id":812286,"url":"http://patchwork.ozlabs.org/api/patches/812286/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-mtd/patch/1505122921-5534-5-git-send-email-bmeng.cn@gmail.com/","project":{"id":3,"url":"http://patchwork.ozlabs.org/api/projects/3/?format=json","name":"Linux MTD development","link_name":"linux-mtd","list_id":"linux-mtd.lists.infradead.org","list_email":"linux-mtd@lists.infradead.org","web_url":null,"scm_url":null,"webscm_url":null,"list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"msgid":"<1505122921-5534-5-git-send-email-bmeng.cn@gmail.com>","list_archive_url":null,"date":"2017-09-11T09:41:54","name":"[v2,04/10] spi-nor: intel-spi: Check transfer length in the HW/SW cycle","commit_ref":null,"pull_url":null,"state":"accepted","archived":false,"hash":"3c8cf2f4b09f3a45395c243ab9408b8f12b87a53","submitter":{"id":64981,"url":"http://patchwork.ozlabs.org/api/people/64981/?format=json","name":"Bin Meng","email":"bmeng.cn@gmail.com"},"delegate":{"id":63396,"url":"http://patchwork.ozlabs.org/api/users/63396/?format=json","username":"cpitchen","first_name":"Cyrille","last_name":"Pitchen","email":"cyrille.pitchen@atmel.com"},"mbox":"http://patchwork.ozlabs.org/project/linux-mtd/patch/1505122921-5534-5-git-send-email-bmeng.cn@gmail.com/mbox/","series":[{"id":2464,"url":"http://patchwork.ozlabs.org/api/series/2464/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-mtd/list/?series=2464","date":"2017-09-11T09:41:50","name":"spi-nor: intel-spi: Various fixes and enhancements","version":2,"mbox":"http://patchwork.ozlabs.org/series/2464/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/812286/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/812286/checks/","tags":{},"related":[],"headers":{"Return-Path":"<linux-mtd-bounces+incoming=patchwork.ozlabs.org@lists.infradead.org>","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@bilbo.ozlabs.org","Authentication-Results":["ozlabs.org; spf=none (mailfrom)\n\tsmtp.mailfrom=lists.infradead.org (client-ip=65.50.211.133;\n\thelo=bombadil.infradead.org;\n\tenvelope-from=linux-mtd-bounces+incoming=patchwork.ozlabs.org@lists.infradead.org;\n\treceiver=<UNKNOWN>)","ozlabs.org; dkim=pass (2048-bit key;\n\tunprotected) header.d=lists.infradead.org\n\theader.i=@lists.infradead.org header.b=\"knkCdq51\"; \n\tdkim=fail reason=\"signature verification failed\" (2048-bit key;\n\tunprotected) header.d=gmail.com header.i=@gmail.com\n\theader.b=\"mfsTEL4A\"; dkim-atps=neutral"],"Received":["from bombadil.infradead.org (bombadil.infradead.org\n\t[65.50.211.133])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256\n\tbits)) (No client certificate requested)\n\tby ozlabs.org (Postfix) with ESMTPS id 3xrNG54sjzz9s7G\n\tfor <incoming@patchwork.ozlabs.org>;\n\tMon, 11 Sep 2017 19:40:45 +1000 (AEST)","from localhost ([127.0.0.1] helo=bombadil.infradead.org)\n\tby bombadil.infradead.org with esmtp (Exim 4.87 #1 (Red Hat Linux))\n\tid 1drLCj-0000l2-19; Mon, 11 Sep 2017 09:40:33 +0000","from mail-io0-x243.google.com ([2607:f8b0:4001:c06::243])\n\tby bombadil.infradead.org with esmtps (Exim 4.87 #1 (Red Hat Linux))\n\tid 1drLAN-0006A3-If\n\tfor linux-mtd@lists.infradead.org; Mon, 11 Sep 2017 09:38:09 +0000","by mail-io0-x243.google.com with SMTP id g32so2092146ioj.1\n\tfor <linux-mtd@lists.infradead.org>;\n\tMon, 11 Sep 2017 02:37:47 -0700 (PDT)","from ala-d2121-lx1.wrs.com (unknown-156-139.windriver.com.\n\t[147.11.156.139]) by smtp.gmail.com with ESMTPSA id\n\ts2sm4121069ioa.2.2017.09.11.02.37.44\n\t(version=TLS1_1 cipher=ECDHE-RSA-AES128-SHA bits=128/128);\n\tMon, 11 Sep 2017 02:37:45 -0700 (PDT)"],"DKIM-Signature":["v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed;\n\td=lists.infradead.org; s=bombadil.20170209; h=Sender:\n\tContent-Transfer-Encoding:Content-Type:MIME-Version:Cc:List-Subscribe:\n\tList-Help:List-Post:List-Archive:List-Unsubscribe:List-Id:References:\n\tIn-Reply-To:Message-Id:Date:Subject:To:From:Reply-To:Content-ID:\n\tContent-Description:Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc\n\t:Resent-Message-ID:List-Owner;\n\tbh=yVv31ZWPL8MItnXFHWUUH4ilj1YDTLYZNLVZ5ApBtPI=;\n\tb=knkCdq51GLXxYx0eIjHEz0+5AG\n\tEIplpOdIxzcGZOuR0QNpfuiHheXwrrL4FiWT2SM2bv8Erw3zXYAkcKG+m9RAKDfjgtmRqC5yc+9Ob\n\tWcpfqBVwn7jn7lQIYaC2JlXiTrgmAKe8nefGOHcZ195zZdMiEKR9TP9Fan9cJZi071f24JdNQel1X\n\tfmqGIB7K88581ywBExzHQTKQ6t+XpKfnwFxSKR79Tbj+V1CwtcW/wfzDn0CYg9+KaB8Jyif4DasMc\n\t4BrQnq/MilEeALytAZUbOtwubUirX9dxnKe4IQDNukOKTCAJBQfcMyp3aBxTmgCmuz4W+CY0hWDPs\n\tslEHr3nw==;","v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025;\n\th=from:to:cc:subject:date:message-id:in-reply-to:references;\n\tbh=ZXcXXsdG40P1p1fXtPF+q5K77rD5BsLDDHtz/A5pyvE=;\n\tb=mfsTEL4AWVgj5HdcfIZhWjJLgUTnmrwK3b0i14CwKL7giNyzEHwWtHC5jy9mQgaO8O\n\tU0DhexBWPBJWI1gbWrvAYXCIIwwuHcVjfUmhqV1HTV/KEw+NEotBN5NKgi/+CoL+nAe9\n\tI4flOzIjZEAwKu0lfUIQoekBsYSNhiNZje0rRFZx/Q3lHINLengpMs5zONfOhsb6Ft5H\n\tJHZpbSlqi2RN9v4DrEL0mjBKzjjBAyWaccZj6TMwJwmfIlmPseIxSudjpsT+RP9jW+A4\n\tZ7F96e2vx87E09vL+ZF8oPIpifQvIFrVGnlvluDj7r/UtKvz6IvVb3l1GG/f3y4+BoCo\n\tnJzw=="],"X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n\td=1e100.net; s=20161025;\n\th=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to\n\t:references;\n\tbh=ZXcXXsdG40P1p1fXtPF+q5K77rD5BsLDDHtz/A5pyvE=;\n\tb=hWwLkfdngF7UoqKdJmdGTYCqdEaYdsp7OCWn+C/jVRwIF/Pgw4rmevkZTXckD5FMq6\n\t63dyD9tsmQOdb+TrbHvfK1oAfu/L58DTHot0a2fzUCLEWO2xCpNo7oDE4HCgGIcPOOoZ\n\tirxmfhtRxEqN5rILyh/6VDzCcsdJEZjmAeSKe+Be1eZW1Q/iWEZXgI+4XR/fuf0WB18h\n\tRpIK3Cp7KZ/2hv3sLQHnu4EiSziyPshDE0IlMHlqr3lA/DdLEztAytDuE3RU1PoZk8TO\n\tfcJ4p8BQs8hkhDf8dtv2xEDYmb6mrEt03L/otG7mO3pszNYNbV0uUZ0tl9uewQ1PQF5u\n\to0Gw==","X-Gm-Message-State":"AHPjjUhh4LNIZzt/MPzUYSjeRkv71z2SruS8EjkUIopYidB8Uti7Awq6\n\tuwB3BKnumT2a0Q==","X-Google-Smtp-Source":"AOwi7QAx35UePM7fnQATmyVdO5LyaUjRLg3e0D8QJmJFn11AsBXKqbp9+3n4SXZP6XqLpoumaXCOtA==","X-Received":"by 10.107.22.65 with SMTP id 62mr15410737iow.304.1505122666571; \n\tMon, 11 Sep 2017 02:37:46 -0700 (PDT)","From":"Bin Meng <bmeng.cn@gmail.com>","To":"Mika Westerberg <mika.westerberg@linux.intel.com>,\n\tCyrille Pitchen <cyrille.pitchen@wedev4u.fr>,\n\tMarek Vasut <marek.vasut@gmail.com>,\n\tBoris Brezillon <boris.brezillon@free-electrons.com>,\n\tBrian Norris <computersforpeace@gmail.com>,\n\tRichard Weinberger <richard@nod.at>,\n\tDavid Woodhouse <dwmw2@infradead.org>, \n\tlinux-mtd <linux-mtd@lists.infradead.org>,\n\tlinux-kernel <linux-kernel@vger.kernel.org>","Subject":"[PATCH v2 04/10] spi-nor: intel-spi: Check transfer length in the\n\tHW/SW cycle","Date":"Mon, 11 Sep 2017 02:41:54 -0700","Message-Id":"<1505122921-5534-5-git-send-email-bmeng.cn@gmail.com>","X-Mailer":"git-send-email 1.7.9.5","In-Reply-To":"<1505122921-5534-1-git-send-email-bmeng.cn@gmail.com>","References":"<1505122921-5534-1-git-send-email-bmeng.cn@gmail.com>","X-CRM114-Version":"20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 ","X-CRM114-CacheID":"sfid-20170911_023807_777170_5021F303 ","X-CRM114-Status":"GOOD (  13.07  )","X-Spam-Score":"-2.7 (--)","X-Spam-Report":"SpamAssassin version 3.4.1 on bombadil.infradead.org summary:\n\tContent analysis details:   (-2.7 points)\n\tpts rule name              description\n\t---- ----------------------\n\t--------------------------------------------------\n\t-0.7 RCVD_IN_DNSWL_LOW RBL: Sender listed at http://www.dnswl.org/,\n\tlow\n\ttrust [2607:f8b0:4001:c06:0:0:0:243 listed in] [list.dnswl.org]\n\t-0.0 SPF_PASS               SPF: sender matches SPF record\n\t0.0 FREEMAIL_FROM Sender email is commonly abused enduser mail\n\tprovider (bmeng.cn[at]gmail.com)\n\t-1.9 BAYES_00               BODY: Bayes spam probability is 0 to 1%\n\t[score: 0.0000]\n\t-0.1 DKIM_VALID Message has at least one valid DKIM or DK signature\n\t0.1 DKIM_SIGNED            Message has a DKIM or DK signature,\n\tnot necessarily valid\n\t-0.1 DKIM_VALID_AU Message has a valid DKIM or DK signature from\n\tauthor's domain","X-BeenThere":"linux-mtd@lists.infradead.org","X-Mailman-Version":"2.1.21","Precedence":"list","List-Id":"Linux MTD discussion mailing list <linux-mtd.lists.infradead.org>","List-Unsubscribe":"<http://lists.infradead.org/mailman/options/linux-mtd>,\n\t<mailto:linux-mtd-request@lists.infradead.org?subject=unsubscribe>","List-Archive":"<http://lists.infradead.org/pipermail/linux-mtd/>","List-Post":"<mailto:linux-mtd@lists.infradead.org>","List-Help":"<mailto:linux-mtd-request@lists.infradead.org?subject=help>","List-Subscribe":"<http://lists.infradead.org/mailman/listinfo/linux-mtd>,\n\t<mailto:linux-mtd-request@lists.infradead.org?subject=subscribe>","Cc":"Stefan Roese <sr@denx.de>","MIME-Version":"1.0","Content-Type":"text/plain; charset=\"us-ascii\"","Content-Transfer-Encoding":"7bit","Sender":"\"linux-mtd\" <linux-mtd-bounces@lists.infradead.org>","Errors-To":"linux-mtd-bounces+incoming=patchwork.ozlabs.org@lists.infradead.org"},"content":"Intel SPI controller only has a 64 bytes FIFO. This adds a sanity\ncheck before triggering any HW/SW sequencer work.\n\nAdditionally for the SW sequencer, if given data length is zero,\nwe should not mark the 'Data Cycle' bit.\n\nSigned-off-by: Bin Meng <bmeng.cn@gmail.com>\nAcked-by: Mika Westerberg <mika.westerberg@linux.intel.com>\n---\n\nChanges in v2: None\n\n drivers/mtd/spi-nor/intel-spi.c | 12 ++++++++++--\n 1 file changed, 10 insertions(+), 2 deletions(-)","diff":"diff --git a/drivers/mtd/spi-nor/intel-spi.c b/drivers/mtd/spi-nor/intel-spi.c\nindex 263c6ab..c4a9de6 100644\n--- a/drivers/mtd/spi-nor/intel-spi.c\n+++ b/drivers/mtd/spi-nor/intel-spi.c\n@@ -399,6 +399,9 @@ static int intel_spi_hw_cycle(struct intel_spi *ispi, u8 opcode, int len)\n \t\treturn -EINVAL;\n \t}\n \n+\tif (len > INTEL_SPI_FIFO_SZ)\n+\t\treturn -EINVAL;\n+\n \tval |= (len - 1) << HSFSTS_CTL_FDBC_SHIFT;\n \tval |= HSFSTS_CTL_FCERR | HSFSTS_CTL_FDONE;\n \tval |= HSFSTS_CTL_FGO;\n@@ -419,14 +422,19 @@ static int intel_spi_hw_cycle(struct intel_spi *ispi, u8 opcode, int len)\n \n static int intel_spi_sw_cycle(struct intel_spi *ispi, u8 opcode, int len)\n {\n-\tu32 val, status;\n+\tu32 val = 0, status;\n \tint ret;\n \n \tret = intel_spi_opcode_index(ispi, opcode);\n \tif (ret < 0)\n \t\treturn ret;\n \n-\tval = ((len - 1) << SSFSTS_CTL_DBC_SHIFT) | SSFSTS_CTL_DS;\n+\tif (len > INTEL_SPI_FIFO_SZ)\n+\t\treturn -EINVAL;\n+\n+\t/* Only mark 'Data Cycle' bit when there is data to be transferred */\n+\tif (len > 0)\n+\t\tval = ((len - 1) << SSFSTS_CTL_DBC_SHIFT) | SSFSTS_CTL_DS;\n \tval |= ret << SSFSTS_CTL_COP_SHIFT;\n \tval |= SSFSTS_CTL_FCERR | SSFSTS_CTL_FDONE;\n \tval |= SSFSTS_CTL_SCGO;\n","prefixes":["v2","04/10"]}