{"id":811820,"url":"http://patchwork.ozlabs.org/api/patches/811820/?format=json","web_url":"http://patchwork.ozlabs.org/project/devicetree-bindings/patch/20170908204638.13149-2-fcooper@ti.com/","project":{"id":37,"url":"http://patchwork.ozlabs.org/api/projects/37/?format=json","name":"Devicetree Bindings","link_name":"devicetree-bindings","list_id":"devicetree.vger.kernel.org","list_email":"devicetree@vger.kernel.org","web_url":"","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"msgid":"<20170908204638.13149-2-fcooper@ti.com>","list_archive_url":null,"date":"2017-09-08T20:46:36","name":"[1/3] dt-bindings: spi: spi-davinci: Update binding for 66AK2Gx pwr dm property","commit_ref":null,"pull_url":null,"state":"not-applicable","archived":true,"hash":"d286f50000a333485ea513c652923924eece85d6","submitter":{"id":64326,"url":"http://patchwork.ozlabs.org/api/people/64326/?format=json","name":"Franklin S Cooper Jr","email":"fcooper@ti.com"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/devicetree-bindings/patch/20170908204638.13149-2-fcooper@ti.com/mbox/","series":[{"id":2287,"url":"http://patchwork.ozlabs.org/api/series/2287/?format=json","web_url":"http://patchwork.ozlabs.org/project/devicetree-bindings/list/?series=2287","date":"2017-09-08T20:46:36","name":"ARM: dts: keystone-k2g-evm: Add SPI nodes and enable SPI1 on K2G EVM","version":1,"mbox":"http://patchwork.ozlabs.org/series/2287/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/811820/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/811820/checks/","tags":{},"related":[],"headers":{"Return-Path":"<devicetree-owner@vger.kernel.org>","X-Original-To":"incoming-dt@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming-dt@bilbo.ozlabs.org","Authentication-Results":["ozlabs.org;\n\tspf=none (mailfrom) smtp.mailfrom=vger.kernel.org\n\t(client-ip=209.132.180.67; helo=vger.kernel.org;\n\tenvelope-from=devicetree-owner@vger.kernel.org; receiver=<UNKNOWN>)","ozlabs.org;\n\tdkim=fail reason=\"signature verification failed\" (1024-bit key;\n\tunprotected) header.d=ti.com header.i=@ti.com header.b=\"vS5rzssZ\"; \n\tdkim-atps=neutral"],"Received":["from vger.kernel.org (vger.kernel.org [209.132.180.67])\n\tby ozlabs.org (Postfix) with ESMTP id 3xpqBs1ZV6z9sBZ\n\tfor <incoming-dt@patchwork.ozlabs.org>;\n\tSat,  9 Sep 2017 06:47:33 +1000 (AEST)","(majordomo@vger.kernel.org) by vger.kernel.org via listexpand\n\tid S932522AbdIHUra (ORCPT <rfc822; incoming-dt@patchwork.ozlabs.org>);\n\tFri, 8 Sep 2017 16:47:30 -0400","from fllnx210.ext.ti.com ([198.47.19.17]:56165 \"EHLO\n\tfllnx210.ext.ti.com\" rhost-flags-OK-OK-OK-OK) by vger.kernel.org\n\twith ESMTP id S932520AbdIHUr3 (ORCPT\n\t<rfc822; devicetree@vger.kernel.org>); Fri, 8 Sep 2017 16:47:29 -0400","from dlelxv90.itg.ti.com ([172.17.2.17])\n\tby fllnx210.ext.ti.com (8.15.1/8.15.1) with ESMTP id v88Kko2l015213; \n\tFri, 8 Sep 2017 15:46:50 -0500","from DLEE109.ent.ti.com (dlee109.ent.ti.com [157.170.170.41])\n\tby dlelxv90.itg.ti.com (8.14.3/8.13.8) with ESMTP id v88Kko3Q029052; \n\tFri, 8 Sep 2017 15:46:50 -0500","from DLEE103.ent.ti.com (157.170.170.33) by DLEE109.ent.ti.com\n\t(157.170.170.41) with Microsoft SMTP Server (version=TLS1_2,\n\tcipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384_P256) id 15.1.845.34;\n\tFri, 8 Sep 2017 15:46:49 -0500","from dflp33.itg.ti.com (10.64.6.16) by DLEE103.ent.ti.com\n\t(157.170.170.33) with Microsoft SMTP Server (version=TLS1_0,\n\tcipher=TLS_RSA_WITH_AES_256_CBC_SHA) id 15.1.845.34 via Frontend\n\tTransport; Fri, 8 Sep 2017 15:46:49 -0500","from dbdmail01.india.ti.com (dbdmail01.india.ti.com\n\t[172.24.162.206])\n\tby dflp33.itg.ti.com (8.14.3/8.13.8) with ESMTP id v88KkmEW008062;\n\tFri, 8 Sep 2017 15:46:49 -0500","from uda0273011.dhcp.ti.com (uda0273011.dhcp.ti.com\n\t[128.247.59.135])\n\tby dbdmail01.india.ti.com (8.14.3/8.14.3/SuSE Linux 0.8) with ESMTP\n\tid v88KkeKF004252; Sat, 9 Sep 2017 02:16:45 +0530"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/simple; d=ti.com;\n\ts=ti-com-17Q1; t=1504903610;\n\tbh=oAbGEXnL5/TpRN9LMgv5FKezW5wVPJStiFRGO+nNF4A=;\n\th=From:To:CC:Subject:Date:In-Reply-To:References;\n\tb=vS5rzssZi4Bt0pBCGJLJyAMxfGpHKdt3zoJJ2eM6cUPB0u4lZ0RFNtY9OJ66MZE9/\n\t69MoEx6P3Eg0UjNk3CHSn2kl3enHG4kierNgesH+I6X8kpWAGjUDD8bzt52YxAoHqe\n\taXLIhGkMOhyRkDBSSaSteIKVdOw2oZx0SwtZ9gfc=","From":"Franklin S Cooper Jr <fcooper@ti.com>","To":"<broonie@kernel.org>, <robh+dt@kernel.org>, <mark.rutland@arm.com>,\n\t<ssantosh@kernel.org>, <linux@armlinux.org.uk>,\n\t<linux-spi@vger.kernel.org>, <devicetree@vger.kernel.org>,\n\t<linux-kernel@vger.kernel.org>, <linux-arm-kernel@lists.infradead.org>","CC":"Franklin S Cooper Jr <fcooper@ti.com>","Subject":"[PATCH 1/3] dt-bindings: spi: spi-davinci: Update binding for\n\t66AK2Gx pwr dm property","Date":"Fri, 8 Sep 2017 15:46:36 -0500","Message-ID":"<20170908204638.13149-2-fcooper@ti.com>","X-Mailer":"git-send-email 2.9.4.dirty","In-Reply-To":"<20170908204638.13149-1-fcooper@ti.com>","References":"<20170908204638.13149-1-fcooper@ti.com>","MIME-Version":"1.0","Content-Type":"text/plain","X-EXCLAIMER-MD-CONFIG":"e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180","Sender":"devicetree-owner@vger.kernel.org","Precedence":"bulk","List-ID":"<devicetree.vger.kernel.org>","X-Mailing-List":"devicetree@vger.kernel.org"},"content":"Add pm-domains property which is required for 66AK2Gx. Also document 66AK2G\nunique clocks property usage.\n\nSigned-off-by: Franklin S Cooper Jr <fcooper@ti.com>\n---\n Documentation/devicetree/bindings/spi/spi-davinci.txt | 10 ++++++++++\n 1 file changed, 10 insertions(+)","diff":"diff --git a/Documentation/devicetree/bindings/spi/spi-davinci.txt b/Documentation/devicetree/bindings/spi/spi-davinci.txt\nindex f5916c9..1925277 100644\n--- a/Documentation/devicetree/bindings/spi/spi-davinci.txt\n+++ b/Documentation/devicetree/bindings/spi/spi-davinci.txt\n@@ -24,6 +24,16 @@ Required properties:\n \tbased on a specific SoC configuration.\n - interrupts: interrupt number mapped to CPU.\n - clocks: spi clk phandle\n+          For 66AK2G this property should be set per binding,\n+          Documentation/devicetree/bindings/clock/ti,sci-clk.txt\n+\n+SoC-specific Required Properties:\n+\n+The following are mandatory properties for Keystone 2 66AK2G SoCs only:\n+\n+- power-domains:\tShould contain a phandle to a PM domain provider node\n+\t\t\tand an args specifier containing the SPI device id\n+\t\t\tvalue. This property is as per the binding,\n \n Optional:\n - cs-gpios: gpio chip selects\n","prefixes":["1/3"]}