{"id":810703,"url":"http://patchwork.ozlabs.org/api/patches/810703/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20170906160612.22769-10-richard.henderson@linaro.org/","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"msgid":"<20170906160612.22769-10-richard.henderson@linaro.org>","list_archive_url":null,"date":"2017-09-06T16:05:49","name":"[PULL,09/32] target/i386: [tcg] Port to insn_start","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"9b01f2cd91b653761d887f674fefb6a6b21f3e14","submitter":{"id":72104,"url":"http://patchwork.ozlabs.org/api/people/72104/?format=json","name":"Richard Henderson","email":"richard.henderson@linaro.org"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20170906160612.22769-10-richard.henderson@linaro.org/mbox/","series":[{"id":1847,"url":"http://patchwork.ozlabs.org/api/series/1847/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/list/?series=1847","date":"2017-09-06T16:05:41","name":"[PULL,01/32] tcg: Add generic DISAS_NORETURN","version":1,"mbox":"http://patchwork.ozlabs.org/series/1847/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/810703/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/810703/checks/","tags":{},"related":[],"headers":{"Return-Path":"<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@bilbo.ozlabs.org","Authentication-Results":["ozlabs.org;\n\tspf=pass (mailfrom) smtp.mailfrom=nongnu.org\n\t(client-ip=2001:4830:134:3::11; helo=lists.gnu.org;\n\tenvelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n\treceiver=<UNKNOWN>)","ozlabs.org;\n\tdkim=fail reason=\"signature verification failed\" (1024-bit key;\n\tunprotected) header.d=linaro.org header.i=@linaro.org\n\theader.b=\"O9PnlgYc\"; dkim-atps=neutral"],"Received":["from lists.gnu.org (lists.gnu.org [IPv6:2001:4830:134:3::11])\n\t(using TLSv1 with cipher AES256-SHA (256/256 bits))\n\t(No client certificate requested)\n\tby ozlabs.org (Postfix) with ESMTPS id 3xnTFZ4dHKz9s7F\n\tfor <incoming@patchwork.ozlabs.org>;\n\tThu,  7 Sep 2017 02:15:12 +1000 (AEST)","from localhost ([::1]:36986 helo=lists.gnu.org)\n\tby lists.gnu.org with esmtp (Exim 4.71) (envelope-from\n\t<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>)\n\tid 1dpcys-00079f-5W\n\tfor incoming@patchwork.ozlabs.org; Wed, 06 Sep 2017 12:15:10 -0400","from eggs.gnu.org ([2001:4830:134:3::10]:41621)\n\tby lists.gnu.org with esmtp (Exim 4.71)\n\t(envelope-from <richard.henderson@linaro.org>) id 1dpcqU-0008PS-9g\n\tfor qemu-devel@nongnu.org; Wed, 06 Sep 2017 12:06:39 -0400","from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)\n\t(envelope-from <richard.henderson@linaro.org>) id 1dpcqS-0001qo-4p\n\tfor qemu-devel@nongnu.org; Wed, 06 Sep 2017 12:06:30 -0400","from mail-pg0-x232.google.com ([2607:f8b0:400e:c05::232]:37870)\n\tby eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)\n\t(Exim 4.71) (envelope-from <richard.henderson@linaro.org>)\n\tid 1dpcqR-0001pP-U7\n\tfor qemu-devel@nongnu.org; Wed, 06 Sep 2017 12:06:28 -0400","by mail-pg0-x232.google.com with SMTP id d8so15974341pgt.4\n\tfor <qemu-devel@nongnu.org>; Wed, 06 Sep 2017 09:06:27 -0700 (PDT)","from bigtime.twiddle.net (97-126-108-236.tukw.qwest.net.\n\t[97.126.108.236]) by smtp.gmail.com with ESMTPSA id\n\tt65sm262863pfk.59.2017.09.06.09.06.25\n\t(version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256);\n\tWed, 06 Sep 2017 09:06:25 -0700 (PDT)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google;\n\th=from:to:cc:subject:date:message-id:in-reply-to:references\n\t:mime-version:content-transfer-encoding;\n\tbh=rXe4UUaCAEVK2Z3jt3XkW9x0BAsyfuihj6enBy9EZXg=;\n\tb=O9PnlgYcA0Bqet83vNuDFW9fqJqa7ytwFMBe/Sb7CRk7UBnPqbUT82sGmRb6UnvSlq\n\tZX1bt8xc9vNumksGxCsFO5nQFlNmxk2gLsK0Dc1GYBJAmH73jAsH0HRdg3s/rw7RN6W0\n\t1rRSmDn9CMxH8RJUvhmNJS3z/CUIPkHDg+1Ls=","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n\td=1e100.net; s=20161025;\n\th=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to\n\t:references:mime-version:content-transfer-encoding;\n\tbh=rXe4UUaCAEVK2Z3jt3XkW9x0BAsyfuihj6enBy9EZXg=;\n\tb=l6E262OAz86Ztgp5fPfGR8ZU2Mfw7p9E1KO2U2z0czg7i1pcFAdB1juU8+BtYD1qTL\n\tFDWfAQTHt3kDI3NnCH346dc5eqIW6uR03LWZ2htMkVc4bqxvxEYLxUcvjuktlEjaobUJ\n\tBVOdWckqy5DjSi4NOiiN7WLwykwjnHHaW8n2hCFV7hrpCAhNQkktXTpVPwihcUWM+GDv\n\td2Au/LeQXoIJ6gwFLLowm8+nEwpsVZHukfRdVCJjd+jdZUUxszGPlP01XQsqGrS1XntS\n\tx4PbDAGjjAEpFMv/8tLHOL4CiakjRhcwMG9r+gWUCr4aRcVJXGwQY15n3LnDJuXI9gym\n\te5LA==","X-Gm-Message-State":"AHPjjUgqhdocchvi6CWKKJO4cwV2Mmpqgmx/gl3otq4DAIrbHQ0aQ1Do\n\taMAYTzFzMTtj5aI7bfi/DQ==","X-Google-Smtp-Source":"ADKCNb4tdkDYDdBBZTMLfKNUFKoj64IJ5zEPaZ8DXauL95toTu4V84czqfI4Bu9vOY0dLvuCdEHSWw==","X-Received":"by 10.98.201.197 with SMTP id l66mr7635419pfk.135.1504713986730; \n\tWed, 06 Sep 2017 09:06:26 -0700 (PDT)","From":"Richard Henderson <richard.henderson@linaro.org>","To":"qemu-devel@nongnu.org","Date":"Wed,  6 Sep 2017 09:05:49 -0700","Message-Id":"<20170906160612.22769-10-richard.henderson@linaro.org>","X-Mailer":"git-send-email 2.13.5","In-Reply-To":"<20170906160612.22769-1-richard.henderson@linaro.org>","References":"<20170906160612.22769-1-richard.henderson@linaro.org>","MIME-Version":"1.0","Content-Type":"text/plain; charset=UTF-8","Content-Transfer-Encoding":"8bit","X-detected-operating-system":"by eggs.gnu.org: Genre and OS details not\n\trecognized.","X-Received-From":"2607:f8b0:400e:c05::232","Subject":"[Qemu-devel] [PULL 09/32] target/i386: [tcg] Port to insn_start","X-BeenThere":"qemu-devel@nongnu.org","X-Mailman-Version":"2.1.21","Precedence":"list","List-Id":"<qemu-devel.nongnu.org>","List-Unsubscribe":"<https://lists.nongnu.org/mailman/options/qemu-devel>,\n\t<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>","List-Archive":"<http://lists.nongnu.org/archive/html/qemu-devel/>","List-Post":"<mailto:qemu-devel@nongnu.org>","List-Help":"<mailto:qemu-devel-request@nongnu.org?subject=help>","List-Subscribe":"<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n\t<mailto:qemu-devel-request@nongnu.org?subject=subscribe>","Cc":"peter.maydell@linaro.org, =?utf-8?q?Llu=C3=ADs_Vilanova?=\n\t<vilanova@ac.upc.edu>, \tRichard Henderson <rth@twiddle.net>","Errors-To":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"\"Qemu-devel\"\n\t<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>"},"content":"From: Lluís Vilanova <vilanova@ac.upc.edu>\n\nIncrementally paves the way towards using the generic instruction translation\nloop.\n\nSigned-off-by: Lluís Vilanova <vilanova@ac.upc.edu>\nReviewed-by: Emilio G. Cota <cota@braap.org>\nReviewed-by: Richard Henderson <rth@twiddle.net>\nReviewed-by: Alex Benneé <alex.benee@linaro.org>\nMessage-Id: <150002146647.22386.13380064201042141261.stgit@frigg.lan>\nSigned-off-by: Richard Henderson <rth@twiddle.net>\n---\n target/i386/translate.c | 9 ++++++++-\n 1 file changed, 8 insertions(+), 1 deletion(-)","diff":"diff --git a/target/i386/translate.c b/target/i386/translate.c\nindex 4281e9bc56..b7e5854513 100644\n--- a/target/i386/translate.c\n+++ b/target/i386/translate.c\n@@ -8449,6 +8449,13 @@ static int i386_tr_init_disas_context(DisasContextBase *dcbase, CPUState *cpu,\n     return max_insns;\n }\n \n+static void i386_tr_insn_start(DisasContextBase *dcbase, CPUState *cpu)\n+{\n+    DisasContext *dc = container_of(dcbase, DisasContext, base);\n+\n+    tcg_gen_insn_start(dc->base.pc_next, dc->cc_op);\n+}\n+\n /* generate intermediate code for basic block 'tb'.  */\n void gen_intermediate_code(CPUState *cs, TranslationBlock *tb)\n {\n@@ -8476,7 +8483,7 @@ void gen_intermediate_code(CPUState *cs, TranslationBlock *tb)\n     num_insns = 0;\n     gen_tb_start(tb);\n     for(;;) {\n-        tcg_gen_insn_start(dc->base.pc_next, dc->cc_op);\n+        i386_tr_insn_start(&dc->base, cs);\n         num_insns++;\n \n         /* If RF is set, suppress an internally generated breakpoint.  */\n","prefixes":["PULL","09/32"]}