{"id":810647,"url":"http://patchwork.ozlabs.org/api/patches/810647/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20170906144940.30880-3-richard.henderson@linaro.org/","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"msgid":"<20170906144940.30880-3-richard.henderson@linaro.org>","list_archive_url":null,"date":"2017-09-06T14:49:28","name":"[PULL,02/14] tcg: Add tcg target default memory ordering","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"adf823ad52999ee0737bdce6ef2c826f5d38ffa0","submitter":{"id":72104,"url":"http://patchwork.ozlabs.org/api/people/72104/?format=json","name":"Richard Henderson","email":"richard.henderson@linaro.org"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20170906144940.30880-3-richard.henderson@linaro.org/mbox/","series":[{"id":1829,"url":"http://patchwork.ozlabs.org/api/series/1829/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/list/?series=1829","date":"2017-09-06T14:49:28","name":"[PULL,01/14] tcg: Remove support for ia64 as host","version":1,"mbox":"http://patchwork.ozlabs.org/series/1829/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/810647/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/810647/checks/","tags":{},"related":[],"headers":{"Return-Path":"","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@bilbo.ozlabs.org","Authentication-Results":["ozlabs.org;\n\tspf=pass (mailfrom) smtp.mailfrom=nongnu.org\n\t(client-ip=2001:4830:134:3::11; helo=lists.gnu.org;\n\tenvelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n\treceiver=)","ozlabs.org;\n\tdkim=fail reason=\"signature verification failed\" (1024-bit key;\n\tunprotected) header.d=linaro.org header.i=@linaro.org\n\theader.b=\"Ba9okZfI\"; dkim-atps=neutral"],"Received":["from lists.gnu.org (lists.gnu.org [IPv6:2001:4830:134:3::11])\n\t(using TLSv1 with cipher AES256-SHA (256/256 bits))\n\t(No client certificate requested)\n\tby ozlabs.org (Postfix) with ESMTPS id 3xnRMs095Vz9sRV\n\tfor ;\n\tThu, 7 Sep 2017 00:50:33 +1000 (AEST)","from localhost ([::1]:36522 helo=lists.gnu.org)\n\tby lists.gnu.org with esmtp (Exim 4.71) (envelope-from\n\t)\n\tid 1dpbex-0005OC-2x\n\tfor incoming@patchwork.ozlabs.org; Wed, 06 Sep 2017 10:50:31 -0400","from eggs.gnu.org ([2001:4830:134:3::10]:39891)\n\tby lists.gnu.org with esmtp (Exim 4.71)\n\t(envelope-from ) id 1dpbeG-0005Nm-9j\n\tfor qemu-devel@nongnu.org; Wed, 06 Sep 2017 10:49:49 -0400","from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)\n\t(envelope-from ) id 1dpbeF-00009k-5B\n\tfor qemu-devel@nongnu.org; Wed, 06 Sep 2017 10:49:48 -0400","from mail-pg0-x22a.google.com ([2607:f8b0:400e:c05::22a]:34347)\n\tby eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)\n\t(Exim 4.71) (envelope-from )\n\tid 1dpbeE-00009P-Vn\n\tfor qemu-devel@nongnu.org; Wed, 06 Sep 2017 10:49:47 -0400","by mail-pg0-x22a.google.com with SMTP id 63so6541097pgc.1\n\tfor ; Wed, 06 Sep 2017 07:49:46 -0700 (PDT)","from bigtime.twiddle.net (97-126-108-236.tukw.qwest.net.\n\t[97.126.108.236]) by smtp.gmail.com with ESMTPSA id\n\th1sm3467646pfg.153.2017.09.06.07.49.44\n\t(version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256);\n\tWed, 06 Sep 2017 07:49:44 -0700 (PDT)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google;\n\th=from:to:cc:subject:date:message-id:in-reply-to:references;\n\tbh=4Wad2p8mSmGPQxF76PMuijqRdg/HPBfOql7iEGJmV70=;\n\tb=Ba9okZfIYLcgDgzeV5WLw294okb+8R2Wx3FqoTwtC0RourewIH91Za9YOxnOAmtfxG\n\t+vaKw6/00jmsDnnfyil5END1FGgbF8yq2C70V2ASB6HWRC5evaCGT1yxaYS2FFl9X3a1\n\t+o2Q9iml87Q8OXWz96rZcuhQvtao+iotC+5+w=","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n\td=1e100.net; s=20161025;\n\th=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to\n\t:references;\n\tbh=4Wad2p8mSmGPQxF76PMuijqRdg/HPBfOql7iEGJmV70=;\n\tb=h95StyLNoA8AwtLYCnb5j3Aj9Ow26spTbnVfESxcnJEJHp/xQ7MtJqHIajvJiMbUVF\n\t6p5ePdo2p2v5GO9L7wWABnGh4V3cJp/AD3JqCQjLvKqvQccdQTgf4saZWtrKzvH+2WLL\n\tmZsD3hcDJwA++ql7N/pbpVVE2gsyWqF1WBW2vhWOaIbaD6DmtZcy4naG5wowj3dsYtPi\n\tolhGqqNUQ7DXwOq5/pQO8nqrtzP0jLWNSpgrmW6cqhvN6FU4bP3Ubx/hqzxaIxAeoimC\n\t6wdy+BwaymnItnRJBsFgrsvVxbwR4uT5KIxoyMjFObjHLPx5bL1CMILDFsOGFmz7SPC0\n\tDiVw==","X-Gm-Message-State":"AHPjjUgvnKMVsZE1v8hxAsdxySCU6K+EMbFUKHd7W5Dvd7AjXZ4KGjFS\n\tvlCzM72O6/yqnavhIn7S5Q==","X-Google-Smtp-Source":"ADKCNb5RSJda70ZQ0ceRL5XSdnASKaehImTn+Hoo83yPQ3skQWiR1o9zewyQnGoJa8KaAbSs3bLZjg==","X-Received":"by 10.98.8.92 with SMTP id c89mr7445384pfd.255.1504709385662;\n\tWed, 06 Sep 2017 07:49:45 -0700 (PDT)","From":"Richard Henderson ","To":"qemu-devel@nongnu.org","Date":"Wed, 6 Sep 2017 07:49:28 -0700","Message-Id":"<20170906144940.30880-3-richard.henderson@linaro.org>","X-Mailer":"git-send-email 2.13.5","In-Reply-To":"<20170906144940.30880-1-richard.henderson@linaro.org>","References":"<20170906144940.30880-1-richard.henderson@linaro.org>","X-detected-operating-system":"by eggs.gnu.org: Genre and OS details not\n\trecognized.","X-Received-From":"2607:f8b0:400e:c05::22a","Subject":"[Qemu-devel] [PULL 02/14] tcg: Add tcg target default memory\n\tordering","X-BeenThere":"qemu-devel@nongnu.org","X-Mailman-Version":"2.1.21","Precedence":"list","List-Id":"","List-Unsubscribe":",\n\t","List-Archive":"","List-Post":"","List-Help":"","List-Subscribe":",\n\t","Cc":"peter.maydell@linaro.org, Pranith Kumar ","Errors-To":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"\"Qemu-devel\"\n\t"},"content":"From: Pranith Kumar \n\nSigned-off-by: Pranith Kumar \nMessage-Id: <20170829063313.10237-3-bobby.prani@gmail.com>\n[rth: Dropped ia64 hunk]\nSigned-off-by: Richard Henderson \n---\n tcg/aarch64/tcg-target.h | 2 ++\n tcg/arm/tcg-target.h | 2 ++\n tcg/mips/tcg-target.h | 2 ++\n tcg/ppc/tcg-target.h | 2 ++\n tcg/s390/tcg-target.h | 2 ++\n tcg/sparc/tcg-target.h | 2 ++\n 6 files changed, 12 insertions(+)","diff":"diff --git a/tcg/aarch64/tcg-target.h b/tcg/aarch64/tcg-target.h\nindex 55a46ac825..b41a248bee 100644\n--- a/tcg/aarch64/tcg-target.h\n+++ b/tcg/aarch64/tcg-target.h\n@@ -117,4 +117,6 @@ static inline void flush_icache_range(uintptr_t start, uintptr_t stop)\n __builtin___clear_cache((char *)start, (char *)stop);\n }\n \n+#define TCG_TARGET_DEFAULT_MO (0)\n+\n #endif /* AARCH64_TCG_TARGET_H */\ndiff --git a/tcg/arm/tcg-target.h b/tcg/arm/tcg-target.h\nindex 5ef1086710..a38be15a39 100644\n--- a/tcg/arm/tcg-target.h\n+++ b/tcg/arm/tcg-target.h\n@@ -134,4 +134,6 @@ static inline void flush_icache_range(uintptr_t start, uintptr_t stop)\n __builtin___clear_cache((char *) start, (char *) stop);\n }\n \n+#define TCG_TARGET_DEFAULT_MO (0)\n+\n #endif\ndiff --git a/tcg/mips/tcg-target.h b/tcg/mips/tcg-target.h\nindex d75cb63ed3..e9558d15bc 100644\n--- a/tcg/mips/tcg-target.h\n+++ b/tcg/mips/tcg-target.h\n@@ -206,4 +206,6 @@ static inline void flush_icache_range(uintptr_t start, uintptr_t stop)\n cacheflush ((void *)start, stop-start, ICACHE);\n }\n \n+#define TCG_TARGET_DEFAULT_MO (0)\n+\n #endif\ndiff --git a/tcg/ppc/tcg-target.h b/tcg/ppc/tcg-target.h\nindex 5f4a40a5b4..5a092b038a 100644\n--- a/tcg/ppc/tcg-target.h\n+++ b/tcg/ppc/tcg-target.h\n@@ -125,4 +125,6 @@ extern bool have_isa_3_00;\n \n void flush_icache_range(uintptr_t start, uintptr_t stop);\n \n+#define TCG_TARGET_DEFAULT_MO (0)\n+\n #endif\ndiff --git a/tcg/s390/tcg-target.h b/tcg/s390/tcg-target.h\nindex 957f0c0afe..dc0e59193c 100644\n--- a/tcg/s390/tcg-target.h\n+++ b/tcg/s390/tcg-target.h\n@@ -133,6 +133,8 @@ extern uint64_t s390_facilities;\n \n #define TCG_TARGET_EXTEND_ARGS 1\n \n+#define TCG_TARGET_DEFAULT_MO (TCG_MO_ALL & ~TCG_MO_ST_LD)\n+\n enum {\n TCG_AREG0 = TCG_REG_R10,\n };\ndiff --git a/tcg/sparc/tcg-target.h b/tcg/sparc/tcg-target.h\nindex 854a0afd70..4515c9ab48 100644\n--- a/tcg/sparc/tcg-target.h\n+++ b/tcg/sparc/tcg-target.h\n@@ -162,6 +162,8 @@ extern bool use_vis3_instructions;\n \n #define TCG_AREG0 TCG_REG_I0\n \n+#define TCG_TARGET_DEFAULT_MO (0)\n+\n static inline void flush_icache_range(uintptr_t start, uintptr_t stop)\n {\n uintptr_t p;\n","prefixes":["PULL","02/14"]}