{"id":810367,"url":"http://patchwork.ozlabs.org/api/patches/810367/?format=json","web_url":"http://patchwork.ozlabs.org/project/uboot/patch/1504664087-26473-3-git-send-email-kever.yang@rock-chips.com/","project":{"id":18,"url":"http://patchwork.ozlabs.org/api/projects/18/?format=json","name":"U-Boot","link_name":"uboot","list_id":"u-boot.lists.denx.de","list_email":"u-boot@lists.denx.de","web_url":null,"scm_url":null,"webscm_url":null,"list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"msgid":"<1504664087-26473-3-git-send-email-kever.yang@rock-chips.com>","list_archive_url":null,"date":"2017-09-06T02:14:29","name":"[U-Boot,02/10] arm: add option for TPL support in arm 32bit","commit_ref":null,"pull_url":null,"state":"superseded","archived":false,"hash":"c5447d0b9d7b8f40b42204ef859c5b1f98b3b57f","submitter":{"id":64532,"url":"http://patchwork.ozlabs.org/api/people/64532/?format=json","name":"Kever Yang","email":"kever.yang@rock-chips.com"},"delegate":{"id":69486,"url":"http://patchwork.ozlabs.org/api/users/69486/?format=json","username":"ptomsich","first_name":"Philipp","last_name":"Tomsich","email":"philipp.tomsich@theobroma-systems.com"},"mbox":"http://patchwork.ozlabs.org/project/uboot/patch/1504664087-26473-3-git-send-email-kever.yang@rock-chips.com/mbox/","series":[{"id":1682,"url":"http://patchwork.ozlabs.org/api/series/1682/?format=json","web_url":"http://patchwork.ozlabs.org/project/uboot/list/?series=1682","date":"2017-09-06T02:14:28","name":"rockchip: add tpl and OPTEE support for rk3229","version":1,"mbox":"http://patchwork.ozlabs.org/series/1682/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/810367/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/810367/checks/","tags":{},"related":[],"headers":{"Return-Path":"<u-boot-bounces@lists.denx.de>","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@bilbo.ozlabs.org","Authentication-Results":["ozlabs.org;\n\tspf=none (mailfrom) smtp.mailfrom=lists.denx.de\n\t(client-ip=81.169.180.215; helo=lists.denx.de;\n\tenvelope-from=u-boot-bounces@lists.denx.de;\n\treceiver=<UNKNOWN>)","ozlabs.org;\n\tdkim=fail reason=\"signature verification failed\" (2048-bit key;\n\tunprotected) header.d=gmail.com header.i=@gmail.com\n\theader.b=\"JRbMLFWo\"; dkim-atps=neutral"],"Received":["from lists.denx.de (dione.denx.de [81.169.180.215])\n\tby ozlabs.org (Postfix) with ESMTP id 3xn6dS2g1pz9sR9\n\tfor <incoming@patchwork.ozlabs.org>;\n\tWed,  6 Sep 2017 12:16:12 +1000 (AEST)","by lists.denx.de (Postfix, from userid 105)\n\tid 13736C21EBA; Wed,  6 Sep 2017 02:15:32 +0000 (UTC)","from lists.denx.de (localhost [IPv6:::1])\n\tby lists.denx.de (Postfix) with ESMTP id B2F2AC21D94;\n\tWed,  6 Sep 2017 02:15:25 +0000 (UTC)","by lists.denx.de (Postfix, from userid 105)\n\tid DEDC0C21E5A; Wed,  6 Sep 2017 02:15:19 +0000 (UTC)","from mail-pf0-f193.google.com (mail-pf0-f193.google.com\n\t[209.85.192.193])\n\tby lists.denx.de (Postfix) with ESMTPS id 1A221C21DF7\n\tfor <u-boot@lists.denx.de>; Wed,  6 Sep 2017 02:15:16 +0000 (UTC)","by mail-pf0-f193.google.com with SMTP id f84so543238pfj.3\n\tfor <u-boot@lists.denx.de>; Tue, 05 Sep 2017 19:15:16 -0700 (PDT)","from localhost.localdomain ([58.22.7.114])\n\tby smtp.gmail.com with ESMTPSA id\n\tz30sm362126pfg.54.2017.09.05.19.15.12\n\t(version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128);\n\tTue, 05 Sep 2017 19:15:14 -0700 (PDT)"],"X-Spam-Checker-Version":"SpamAssassin 3.4.0 (2014-02-07) on lists.denx.de","X-Spam-Level":"*","X-Spam-Status":"No, score=1.9 required=5.0 tests=RCVD_IN_BL_SPAMCOP_NET,\n\tRCVD_IN_DNSWL_NONE, RCVD_IN_MSPIKE_H2, RCVD_IN_SORBS_WEB,\n\tT_DKIM_INVALID autolearn=no autolearn_force=no version=3.4.0","DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025;\n\th=sender:from:to:cc:subject:date:message-id:in-reply-to:references;\n\tbh=9J/bQNWTter9d+a2NCHf1cfOvZFVjH81ISJOOQUmKw8=;\n\tb=JRbMLFWoRsksAUy28QQnBTv05vtiZJZW7kVkZFlas3F1n08PPxKhafKzFm8uUQKING\n\txaGuDhd3nRlBlrRj73xcKvfzu8ZpFdmAPQQXMLDHxCJj1JAmY+3x/1pEkQ2J0vzzs5t1\n\tb7/VTtOTYEoJOZnjhD5y/l4lzlNYlEOvz4IXvHL+xgylmBP+EicNtvqJ4ysvZpsCnFKo\n\tU7iaGFsa4ddCZ4WtzewbvoEj9QNHwha5AnBlxh2JXesiKe0mCJMePT9k5A3m0pmLU8YX\n\tUx0cGkciR5U51zZ67PljmZ6B2y+z4+CFGtVBsr/D+eGPoobMCQevw6Jt16NXAtpkT6PJ\n\tt44g==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n\td=1e100.net; s=20161025;\n\th=x-gm-message-state:sender:from:to:cc:subject:date:message-id\n\t:in-reply-to:references;\n\tbh=9J/bQNWTter9d+a2NCHf1cfOvZFVjH81ISJOOQUmKw8=;\n\tb=etkGKiN7ezgCiC1cLux1HSDd/kQ0JW8J5slGITWcPuy5ObD5XUNRGuR3pkKdawWv/y\n\ty3MN9KPYWkuY2vbHM/floNRgC2NV/2P7kR2OzR6sx+mHsBb2dKvi8JRkfGAQFH1jMwE8\n\t94nxXlNZs+U1NwfjNNnTKuy5lEN2oWg+mwQ7dgdo8uiCDqTzfO4hlAhkQXjIFWRrnLTY\n\tpRI4K0Wh91r4xTGdu6tzdJr49xC1Oy7jOJWFBBCzIGCmmfwkZnEd2hu/hrRiE3HE09Nb\n\tlrhux+IVFj7EVkGCJTSvGeU/ppIVh8Y8ECcVPhFCHju4HYsVnnUroRFKgcayZp56db09\n\thgzg==","X-Gm-Message-State":"AHPjjUiSi1iH1yMqqjqsBGA28ctIW2VECcHYHqpzWUtQqfgU3kfpqunV\n\td7306gPCKaV5rCvH","X-Google-Smtp-Source":"ADKCNb4cMkLU6Qosk5EZn8143QDN8QTYUqKn/l0P9eHA6K8S2A0C0MAdx73LJ+mfDgNcQOX0Zzgn5g==","X-Received":"by 10.98.211.193 with SMTP id z62mr5740573pfk.118.1504664114585; \n\tTue, 05 Sep 2017 19:15:14 -0700 (PDT)","From":"Kever Yang <kever.yang@rock-chips.com>","To":"u-boot@lists.denx.de","Date":"Wed,  6 Sep 2017 10:14:29 +0800","Message-Id":"<1504664087-26473-3-git-send-email-kever.yang@rock-chips.com>","X-Mailer":"git-send-email 1.9.1","In-Reply-To":"<1504664087-26473-1-git-send-email-kever.yang@rock-chips.com>","References":"<1504664087-26473-1-git-send-email-kever.yang@rock-chips.com>","Cc":"Albert Aribaud <albert.u.boot@aribaud.net>, vagrant@debian.org","Subject":"[U-Boot] [PATCH 02/10] arm: add option for TPL support in arm 32bit","X-BeenThere":"u-boot@lists.denx.de","X-Mailman-Version":"2.1.18","Precedence":"list","List-Id":"U-Boot discussion <u-boot.lists.denx.de>","List-Unsubscribe":"<https://lists.denx.de/options/u-boot>,\n\t<mailto:u-boot-request@lists.denx.de?subject=unsubscribe>","List-Archive":"<http://lists.denx.de/pipermail/u-boot/>","List-Post":"<mailto:u-boot@lists.denx.de>","List-Help":"<mailto:u-boot-request@lists.denx.de?subject=help>","List-Subscribe":"<https://lists.denx.de/listinfo/u-boot>,\n\t<mailto:u-boot-request@lists.denx.de?subject=subscribe>","MIME-Version":"1.0","Content-Type":"text/plain; charset=\"utf-8\"","Content-Transfer-Encoding":"base64","Errors-To":"u-boot-bounces@lists.denx.de","Sender":"\"U-Boot\" <u-boot-bounces@lists.denx.de>"},"content":"Some options like TPL_SYS_THUMB_BUILD, TPL_USE_ARCH_MEMCPY\nand TPL_USE_ARCH_MEMCPY are needed for TPL build in 32bit arm.\n\nSigned-off-by: Kever Yang <kever.yang@rock-chips.com>\n---\n\n arch/arm/Kconfig | 29 +++++++++++++++++++++++++++++\n 1 file changed, 29 insertions(+)","diff":"diff --git a/arch/arm/Kconfig b/arch/arm/Kconfig\nindex cf4782c..3404af7 100644\n--- a/arch/arm/Kconfig\n+++ b/arch/arm/Kconfig\n@@ -228,6 +228,17 @@ config SPL_SYS_THUMB_BUILD\n \t   density. For ARM architectures that support Thumb2 this flag will\n \t   result in Thumb2 code generated by GCC.\n \n+config TPL_SYS_THUMB_BUILD\n+\tbool \"Build TPL using the Thumb instruction set\"\n+\tdefault y if SYS_THUMB_BUILD\n+\tdepends on TPL && !ARM64\n+\thelp\n+\t   Use this flag to build SPL using the Thumb instruction set for\n+\t   ARM architectures. Thumb instruction set provides better code\n+\t   density. For ARM architectures that support Thumb2 this flag will\n+\t   result in Thumb2 code generated by GCC.\n+\n+\n config SYS_L2CACHE_OFF\n \tbool \"L2cache off\"\n \thelp\n@@ -264,6 +275,15 @@ config SPL_USE_ARCH_MEMCPY\n \t  Such implementation may be faster under some conditions\n \t  but may increase the binary size.\n \n+config TPL_USE_ARCH_MEMCPY\n+\tbool \"Use an assembly optimized implementation of memcpy for TPL\"\n+\tdefault y if USE_ARCH_MEMCPY\n+\tdepends on !ARM64\n+\thelp\n+\t  Enable the generation of an optimized version of memcpy.\n+\t  Such implementation may be faster under some conditions\n+\t  but may increase the binary size.\n+\n config USE_ARCH_MEMSET\n \tbool \"Use an assembly optimized implementation of memset\"\n \tdefault y\n@@ -282,6 +302,15 @@ config SPL_USE_ARCH_MEMSET\n \t  Such implementation may be faster under some conditions\n \t  but may increase the binary size.\n \n+config TPL_USE_ARCH_MEMSET\n+\tbool \"Use an assembly optimized implementation of memset for TPL\"\n+\tdefault y if USE_ARCH_MEMSET\n+\tdepends on !ARM64\n+\thelp\n+\t  Enable the generation of an optimized version of memset.\n+\t  Such implementation may be faster under some conditions\n+\t  but may increase the binary size.\n+\n config ARM64_SUPPORT_AARCH32\n \tbool \"ARM64 system support AArch32 execution state\"\n \tdefault y if ARM64 && !TARGET_THUNDERX_88XX\n","prefixes":["U-Boot","02/10"]}