{"id":805089,"url":"http://patchwork.ozlabs.org/api/patches/805089/?format=json","web_url":"http://patchwork.ozlabs.org/project/devicetree-bindings/patch/1503504610-12880-3-git-send-email-aisheng.dong@nxp.com/","project":{"id":37,"url":"http://patchwork.ozlabs.org/api/projects/37/?format=json","name":"Devicetree Bindings","link_name":"devicetree-bindings","list_id":"devicetree.vger.kernel.org","list_email":"devicetree@vger.kernel.org","web_url":"","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"msgid":"<1503504610-12880-3-git-send-email-aisheng.dong@nxp.com>","list_archive_url":null,"date":"2017-08-23T16:10:05","name":"[2/7] dt-bindings: PM / OPP: add clocks per OPP node support","commit_ref":null,"pull_url":null,"state":"changes-requested","archived":true,"hash":"fd4ec92127ae346d771ed826f9eab85f530fddc1","submitter":{"id":71420,"url":"http://patchwork.ozlabs.org/api/people/71420/?format=json","name":"Aisheng Dong","email":"aisheng.dong@nxp.com"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/devicetree-bindings/patch/1503504610-12880-3-git-send-email-aisheng.dong@nxp.com/mbox/","series":[],"comments":"http://patchwork.ozlabs.org/api/patches/805089/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/805089/checks/","tags":{},"related":[],"headers":{"Return-Path":"<devicetree-owner@vger.kernel.org>","X-Original-To":"incoming-dt@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming-dt@bilbo.ozlabs.org","Authentication-Results":["ozlabs.org;\n\tspf=none (mailfrom) smtp.mailfrom=vger.kernel.org\n\t(client-ip=209.132.180.67; helo=vger.kernel.org;\n\tenvelope-from=devicetree-owner@vger.kernel.org; receiver=<UNKNOWN>)","spf=fail (sender IP is 192.88.168.50)\n\tsmtp.mailfrom=nxp.com; vger.kernel.org; dkim=none (message not signed)\n\theader.d=none; vger.kernel.org;\n\tdmarc=fail action=none header.from=nxp.com; "],"Received":["from vger.kernel.org (vger.kernel.org [209.132.180.67])\n\tby ozlabs.org (Postfix) with ESMTP id 3xcsrB2QT8z9s9Y\n\tfor <incoming-dt@patchwork.ozlabs.org>;\n\tThu, 24 Aug 2017 02:11:54 +1000 (AEST)","(majordomo@vger.kernel.org) by vger.kernel.org via listexpand\n\tid S932395AbdHWQK3 (ORCPT <rfc822; incoming-dt@patchwork.ozlabs.org>);\n\tWed, 23 Aug 2017 12:10:29 -0400","from mail-cys01nam02on0041.outbound.protection.outlook.com\n\t([104.47.37.41]:61851\n\t\"EHLO NAM02-CY1-obe.outbound.protection.outlook.com\"\n\trhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP\n\tid S932204AbdHWQKZ (ORCPT <rfc822;devicetree@vger.kernel.org>);\n\tWed, 23 Aug 2017 12:10:25 -0400","from BN3PR03CA0091.namprd03.prod.outlook.com (10.167.1.179) by\n\tCO2PR03MB2261.namprd03.prod.outlook.com (10.166.92.142) with\n\tMicrosoft SMTP Server (version=TLS1_2,\n\tcipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384_P256) id\n\t15.1.1362.18; Wed, 23 Aug 2017 16:10:23 +0000","from BL2FFO11OLC016.protection.gbl (2a01:111:f400:7c09::192) by\n\tBN3PR03CA0091.outlook.office365.com (2a01:111:e400:7a4d::51) with\n\tMicrosoft SMTP Server (version=TLS1_2,\n\tcipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384_P256) id 15.1.1385.9 via\n\tFrontend Transport; Wed, 23 Aug 2017 16:10:23 +0000","from tx30smr01.am.freescale.net (192.88.168.50) by\n\tBL2FFO11OLC016.mail.protection.outlook.com (10.173.160.82) with\n\tMicrosoft\n\tSMTP Server (version=TLS1_0, cipher=TLS_RSA_WITH_AES_256_CBC_SHA) id\n\t15.1.1341.15 via Frontend Transport; Wed, 23 Aug 2017 16:10:23 +0000","from b29396-OptiPlex-7040.ap.freescale.net\n\t(b29396-OptiPlex-7040.ap.freescale.net [10.192.242.182])\n\tby tx30smr01.am.freescale.net (8.14.3/8.14.0) with ESMTP id\n\tv7NGABge021744; Wed, 23 Aug 2017 09:10:18 -0700"],"Received-SPF":"Fail (protection.outlook.com: domain of nxp.com does not\n\tdesignate 192.88.168.50 as permitted sender)\n\treceiver=protection.outlook.com; \n\tclient-ip=192.88.168.50; helo=tx30smr01.am.freescale.net;","From":"Dong Aisheng <aisheng.dong@nxp.com>","To":"<linux-pm@vger.kernel.org>","CC":"<linux-kernel@vger.kernel.org>,\n\t<linux-arm-kernel@lists.infradead.org>, <sboyd@codeaurora.org>,\n\t<vireshk@kernel.org>, <nm@ti.com>, <rjw@rjwysocki.net>,\n\t<shawnguo@kernel.org>, <Anson.Huang@nxp.com>, <ping.bai@nxp.com>,\n\tDong Aisheng <aisheng.dong@nxp.com>, Rob Herring <robh+dt@kernel.org>,\n\tFrank Rowand <frowand.list@gmail.com>, <devicetree@vger.kernel.org>","Subject":"[PATCH 2/7] dt-bindings: PM / OPP: add clocks per OPP node support","Date":"Thu, 24 Aug 2017 00:10:05 +0800","Message-ID":"<1503504610-12880-3-git-send-email-aisheng.dong@nxp.com>","X-Mailer":"git-send-email 2.7.4","In-Reply-To":"<1503504610-12880-1-git-send-email-aisheng.dong@nxp.com>","References":"<1503504610-12880-1-git-send-email-aisheng.dong@nxp.com>","X-EOPAttributedMessage":"0","X-Matching-Connectors":"131479782237307310;\n\t(91ab9b29-cfa4-454e-5278-08d120cd25b8); ()","X-Forefront-Antispam-Report":"CIP:192.88.168.50; IPV:NLI; CTRY:US; EFV:NLI;\n\tSFV:NSPM;\n\tSFS:(10009020)(6009001)(336005)(39860400002)(39380400002)(2980300002)(1110001)(1109001)(339900001)(189002)(199003)(97736004)(50466002)(48376002)(2351001)(33646002)(356003)(68736007)(7416002)(5003940100001)(305945005)(6916009)(36756003)(106466001)(54906002)(4326008)(105606002)(189998001)(2906002)(77096006)(110136004)(53936002)(50986999)(39060400002)(76176999)(81166006)(47776003)(8676002)(626005)(6666003)(50226002)(8656003)(8936002)(498600001)(104016004)(85426001)(5660300001)(2950100002)(86362001)(81156014);\n\tDIR:OUT; SFP:1101; SCL:1; SRVR:CO2PR03MB2261;\n\tH:tx30smr01.am.freescale.net; \n\tFPR:; SPF:Fail; PTR:InfoDomainNonexistent; MX:1; A:1; LANG:en; ","X-Microsoft-Exchange-Diagnostics":["1; BL2FFO11OLC016;\n\t1:JH/NjtB2vIh6N3QROlx749Ny8g8/H40f9fyLCvZOmQWaBZEEazYZzHS04VsNzO0BYtTTe9dxUeWwz+2M/aR8WcaWEYtjfehwtRrgaR7pF/Q5nhUlnVE37AC9IbCozmK6","1; CO2PR03MB2261;\n\t3:XJ3C5hCmxIxoLr0bcNRxnlFssp2Yajfl23XYDLz3a1b8M6eHAbMz2RlJvrvr96bN6VvhY8NzCBV1qDsybkHXKVjLGlxUoyqDyuFTbNRKbYNNtMiFX1goYIuXg5awCm3yraPcrq5T48XQ8wWrPqdU6O3/qeuLVcgSFzEmAurS9EvtdZOlmAVrwSx8BF5ATp9p83tHAki7rJlTdKv1eEGbkRBe2kqs2bYXngISxiCBEJeqdbED4n+bPq54yIn4X6/Sl8nLLE1mvZS5DdCxjZKd+FWpLvdUMrGQs6eP07KPLI+Rug7p6ecbDyM7/jJ7jSdH1NOqcbaAv/wMENLHhLEYnWJxtUWpYDuAkjDmOb8RFCA=;\n\t25:tIuBTBboVHgg7xRBDi1Ue7GFQfQ6Q5D3gY5zb19FFPJleRQfvv8XiT6JUS7a0M8QXk0yNpQygtuGYxrxMC2DEpSCRzaVxAxsNV2eJjqKQNoknkj+Nky4S1jis/CtB0Da1Vdlxfc9MN0y7U7NpsYEIsFMP2W/c9yKKT4bNCuFt3lng38ikqlXxsSJSpKri80RnLC7768PpqdRH4En9rt5A0KP205Hm9P6hWbzkTMdRr90Fi7DpAJ6P3geJNgDvdEGuD8QxeXaE72CI2cNc7CsSGfQFi9g+hu8Ozz/PREAM107AuaVADLy8KPlKCm1iPDXE20FWTiTpAZVuhehFFT1LA==","1; CO2PR03MB2261;\n\t31:C55RIqPfd2UUYTkr4t4f5KJn6u43x5u2iSx/UgZfitAhKaacpYB76S11PlE4DLcBUst6hdKcheNEBbs9PoiTfGSdg8hjKOXUSRgZnE52BKZIrBE1/qKPC9fF+83M+LZ+FDO0okTVWsIvQSQeLGxRSOEkyBN3kwk6pE2Yya/9eTqjHZE0w527Vv9eroKqVuRYIr6dnNOxlusDlqprkjLHVaI7f1m5ZPFdxC2EQsUwtgk=;\n\t4:4ILS/7MhAPK2/WHxaSKck6YCpN6R2JJlDBVyPSvzFW/EyGw5HAZ+p5LeyJ4HcFiuMgcKAwj+yU1wnB/O5XPfdWur4xgvZU1Yr7QAzM1XRGDhHv1gBhKwDoezs0i9AiKH2qZmjRT+yidDvXz8ZpJ/wfh9Nwu8pnLmT6aNHKDyeFBadgpkaWzQQlYkt8OgMBynVZdzr6A0tLPQsLXRhtS4Ll9FPoe7Gqc28XM0FHv0DQ2JY8f/OGbSJS7yvmig0AjtZouayi/jj8KyipnwDjg7/HDF7/9LoZea6PMaGqAAGoOmLWikJ+HB6X+HDMx/6tyoWiEoQQrhzoYF2cLD2hMIl6HC1VUoVVhqdV9OHcbe8HY=","=?us-ascii?Q?1; CO2PR03MB2261;\n\t23:3H0EM+FM+FaIGDbuPFg1nKe4Jh0vKt+L8csvtaDyK?=\n\t=?us-ascii?Q?25kDewLcoCg5j/lQpsku40wSEcZcK3tEBn581N8YaiqzCm/+bbDXxZbrWa94?=\n\t=?us-ascii?Q?dsvsZs5igpaJTAYWmSrCpG9CP9FWLbz1J1I14ndBGncGd6E47Wh5rlOV3pXt?=\n\t=?us-ascii?Q?6czJRnHqS5VvHYgq/k6gv3Rj80A6yqZhmvgIcqMyEuN5FmFPtm6CfawmNGJQ?=\n\t=?us-ascii?Q?JDnxaUlX6fT+X2N3V1KzDB2HoKKntFY8UqpY7Y8lvXAR0NYUDnUKmwla0Mhd?=\n\t=?us-ascii?Q?aFEr2N3pWl2zHeumTkNb4jJ2QQmqwcQ4wHhe89A5aWlsCvG8fpYwTWtbCGI0?=\n\t=?us-ascii?Q?zz6zMb8owtT6Ayy0LTIHoe6sJ+IQhJk/unqBfI/ARqOBLY6dBjVUp2yFMWI1?=\n\t=?us-ascii?Q?5Yb2ck1qHcxgyue0U1STO3qd6DiiPUgBIOHUmmAOY3mZYMii6qrzoNGB3b82?=\n\t=?us-ascii?Q?lz+nGWre443f++TgKWUOD40mFYEq/xSKA2oHGnj9v2n4ngz3m52fYMpcxC13?=\n\t=?us-ascii?Q?2vXVulNBGqtYS4IYChk6uXuLVwfa5PFitsnkIIitCoPDwFl1VytLgr6kCSbA?=\n\t=?us-ascii?Q?FVYIq79WmcxoOye78qgK6Dqw7TRTtechmTdThcNSIok4/QWqo9T8K6W1gM63?=\n\t=?us-ascii?Q?OHpNU74Zn+1oAx7sPaIalusvj9VR2BuW16Hq5v8iM4hH6MyxzMwlzkqg/Kie?=\n\t=?us-ascii?Q?f+YFbONBIXzpgzCTYV4k0He0JMB3vpIbO/4Rf7u3fDCfvl1Jwz5fFRtqJZ1m?=\n\t=?us-ascii?Q?Be4Df1A2CRy7C52ut6oqa3nvw6CFJDWx+bR7VbP4FzMr0IVmkJk7PQlukhDO?=\n\t=?us-ascii?Q?9lb+FjH+Qb3lNJ5uIYvXEfLtDZ5ZHNCIWsxly7eLDksxBVsSItRsciG5AI/E?=\n\t=?us-ascii?Q?WMdqy+XHioIcJx0DaD4l+koEnC2YLi0+P8CWB+Clq6IIeOib9rO68xRVlZ+P?=\n\t=?us-ascii?Q?C++NI2vGwa8a7mI3wlcOkf/jM/Un05YVynliMuLEaoT1id5keCn/BUMSieOy?=\n\t=?us-ascii?Q?/Kg6yXqlKjM9ju5rkgBrM8K32hTFFL7IDoXrP9ewFvrZQE5ghsewyLZIP1q6?=\n\t=?us-ascii?Q?6hzpeezKS549TdO4T26zJknnnLAqt6pnJMITnZoGQ0EPDMRPC6wqJZCErpZ2?=\n\t=?us-ascii?Q?lqPxy7G6iKF0S/BcFwF3p0vN2C71TfqAEFc58TTfzQVsnthwmhrlqOwWkMgz?=\n\t=?us-ascii?Q?zEldEbxmN/UdpA=3D?=","1; CO2PR03MB2261;\n\t6:/q5tUjo6cG5J+TyaNYCAHd8ksblgnWUuJQsATxcwq9sY+tWAoBd/mtoheoS0nRjau2DZQytg4ZgLq5TwU1EpSiuok8YgAj0+eooePLc8Q7Kx7FKxeN/ZWA1wBNpq+48CmpaUHjmx2ilwDkuiZjM3nBRAYF4yGs5iDrvWxw+cqeYfESVWK+YbiJZEMnHXdGxfB0iqKLmndgMUD80lRMoCaTM6tOM0uIY8l5K02+ijmvnlHQFpGcPubMnR+mYJzEyA2JK6QEsfWCoDhCkjs3N5rzEeQwiVky0BQAh5TH2wInWFN/Wg0g8pw1e7BolQ8vyS7KNYQDqGV/pYM9NxZiLI0A==;\n\t5:KTDGOZVzEuEZoaO606Jjokt7hnbSloI/sgfoMdKnK9V9OZTmQG4xxSum/XyEXnsIrWGNBJhpYr/ZGULmLuIkqgmav2wNpiOwiM13c5keDDHsl8gpxLuVXV+iFYjkFEwKvEEm5Ip21fCBZ87VA4wm2Q==;\n\t24:yRSX5MlxHaQgyPO7g6Lbt18lvObJ1y/JWjslq8xXcEkTTLChzQEY0rQkql+z09pNrYDlbbU67ij3ukQBspTdBnbzL7cU1qOX+wnbG/13Zc8=;\n\t7:GgyiYxnaTXzbWLwcli41dD+iTWxEw20yhNZyA+MNyJ9TS9wSLpf2kQVpUBOsX0bFfxEcuGwidJmF5Jx6HkjKSvIwco4/pGvQRtIYY6juyMKsBB9dQewq7IcWTZkwOUMxkPLAhvHVctiOopDgzpa0MuPggtTyecB5EauqjpLbF4+6YigG4eeaKyAoz2l1uMvpfidLnwbRHqeezPvFSg3tqeDebPJF06T6fk8DAMMQLg8="],"MIME-Version":"1.0","Content-Type":"text/plain","X-MS-PublicTrafficType":"Email","X-MS-Office365-Filtering-Correlation-Id":"04f76fe0-f257-4dd3-81ae-08d4ea4175dd","X-Microsoft-Antispam":"UriScan:; BCL:0; PCL:0;\n\tRULEID:(300000500095)(300135000095)(300000501095)(300135300095)(22001)(300000502095)(300135100095)(300000503095)(300135400095)(2017052603186)(201703131430075)(201703131517081)(300000504095)(300135200095)(300000505095)(300135600095)(300000506095)(300135500095);\n\tSRVR:CO2PR03MB2261; ","X-MS-TrafficTypeDiagnostic":"CO2PR03MB2261:","X-Exchange-Antispam-Report-Test":"UriScan:(31051911155226)(9452136761055)(185117386973197); ","X-Microsoft-Antispam-PRVS":"<CO2PR03MB2261E8A37F552F715600683780850@CO2PR03MB2261.namprd03.prod.outlook.com>","X-Exchange-Antispam-Report-CFA-Test":"BCL:0; PCL:0;\n\tRULEID:(100000700101)(100105000095)(100000701101)(100105300095)(100000702101)(100105100095)(6095135)(601004)(2401047)(13018025)(8121501046)(5005006)(13016025)(10201501046)(93006095)(93001095)(100000703101)(100105400095)(3002001)(6055026)(6096035)(20161123559100)(20161123563025)(20161123556025)(201703131430075)(201703131433075)(201703131441075)(201703131448075)(201703161259150)(20161123561025)(20161123565025)(201708071742011)(100000704101)(100105200095)(100000705101)(100105500095);\n\tSRVR:CO2PR03MB2261; BCL:0; PCL:0;\n\tRULEID:(100000800101)(100110000095)(100000801101)(100110300095)(100000802101)(100110100095)(100000803101)(100110400095)(400006)(100000804101)(100110200095)(100000805101)(100110500095);\n\tSRVR:CO2PR03MB2261; ","X-Forefront-PRVS":"040866B734","SpamDiagnosticOutput":"1:99","SpamDiagnosticMetadata":"NSPM","X-MS-Exchange-CrossTenant-OriginalArrivalTime":"23 Aug 2017 16:10:23.5123\n\t(UTC)","X-MS-Exchange-CrossTenant-Id":"5afe0b00-7697-4969-b663-5eab37d5f47e","X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp":"TenantId=5afe0b00-7697-4969-b663-5eab37d5f47e;\n\tIp=[192.88.168.50]; \n\tHelo=[tx30smr01.am.freescale.net]","X-MS-Exchange-CrossTenant-FromEntityHeader":"HybridOnPrem","X-MS-Exchange-Transport-CrossTenantHeadersStamped":"CO2PR03MB2261","Sender":"devicetree-owner@vger.kernel.org","Precedence":"bulk","List-ID":"<devicetree.vger.kernel.org>","X-Mailing-List":"devicetree@vger.kernel.org"},"content":"It's used for platforms where different OPPs may use different clocks.\nWith this extended binding, user could specify the correct clock for each\nOPP node.\n\nCc: Viresh Kumar <vireshk@kernel.org>\nCc: Nishanth Menon <nm@ti.com>\nCc: Stephen Boyd <sboyd@codeaurora.org>\nCc: \"Rafael J. Wysocki\" <rjw@rjwysocki.net>\nCc: Rob Herring <robh+dt@kernel.org>\nCc: Frank Rowand <frowand.list@gmail.com>\nCc: devicetree@vger.kernel.org\nSigned-off-by: Dong Aisheng <aisheng.dong@nxp.com>\n---\n Documentation/devicetree/bindings/opp/opp.txt | 52 +++++++++++++++++++++++++++\n 1 file changed, 52 insertions(+)","diff":"diff --git a/Documentation/devicetree/bindings/opp/opp.txt b/Documentation/devicetree/bindings/opp/opp.txt\nindex e36d261..40a4340 100644\n--- a/Documentation/devicetree/bindings/opp/opp.txt\n+++ b/Documentation/devicetree/bindings/opp/opp.txt\n@@ -152,6 +152,11 @@ Optional properties:\n   hierarchy can be contained in multiple 32 bit values. i.e. <X Y Z1 Z2> in the\n   above example, Z1 & Z2 refer to the version hierarchy Z.\n \n+- clocks: Clock phandle and specifier used for this opp.\n+\n+- clock-names: clock names for this opp. The valid clock names are platform\n+\t       specific.\n+\n - status: Marks the node enabled/disabled.\n \n Example 1: Single cluster Dual-core ARM cortex A9, switch DVFS states together.\n@@ -528,3 +533,50 @@ Example 6: opp-microvolt-<name>, opp-microamp-<name>:\n \t\t};\n \t};\n };\n+\n+Example 7: Single core ARM cortex A7, switch separate clocks for each OPP:\n+\n+/ {\n+\tcpus {\n+\t\t#address-cells = <1>;\n+\t\t#size-cells = <0>;\n+\n+\t\tcpu@0 {\n+\t\t\tcompatible = \"arm,cortex-a7\";\n+\t\t\treg = <0>;\n+\t\t\tnext-level-cache = <&L2>;\n+\t\t\tclocks = <&clk_controller 0>;\n+\t\t\tclock-names = \"cpu\";\n+\t\t\tcpu-supply = <&cpu_supply0>;\n+\t\t\toperating-points-v2 = <&cpu0_opp_table>;\n+\t\t};\n+\t};\n+\n+\tcpu0_opp_table: opp_table0 {\n+\t\tcompatible = \"operating-points-v2\";\n+\t\topp-shared;\n+\n+\t\topp-1000000000 {\n+\t\t\topp-hz = /bits/ 64 <1000000000>;\n+\t\t\topp-microvolt = <975000 970000 985000>;\n+\t\t\topp-microamp = <70000>;\n+\t\t\tclock-latency-ns = <300000>;\n+\t\t\tclocks = <&clk_controller 0>;\n+\t\t\topp-suspend;\n+\t\t};\n+\t\topp-1100000000 {\n+\t\t\topp-hz = /bits/ 64 <1100000000>;\n+\t\t\topp-microvolt = <1000000 980000 1010000>;\n+\t\t\topp-microamp = <80000>;\n+\t\t\tclocks = <&clk_controller 1>;\n+\t\t\tclock-latency-ns = <310000>;\n+\t\t};\n+\t\topp-1200000000 {\n+\t\t\topp-hz = /bits/ 64 <1200000000>;\n+\t\t\topp-microvolt = <1025000>;\n+\t\t\tclocks = <&clk_controller 2>;\n+\t\t\tclock-latency-ns = <290000>;\n+\t\t\tturbo-mode;\n+\t\t};\n+\t};\n+};\n","prefixes":["2/7"]}