{"id":798412,"url":"http://patchwork.ozlabs.org/api/patches/798412/?format=json","web_url":"http://patchwork.ozlabs.org/project/uboot/patch/1502016698-7715-1-git-send-email-ppajuel@gmail.com/","project":{"id":18,"url":"http://patchwork.ozlabs.org/api/projects/18/?format=json","name":"U-Boot","link_name":"uboot","list_id":"u-boot.lists.denx.de","list_email":"u-boot@lists.denx.de","web_url":null,"scm_url":null,"webscm_url":null,"list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"msgid":"<1502016698-7715-1-git-send-email-ppajuel@gmail.com>","list_archive_url":null,"date":"2017-08-06T10:51:38","name":"[U-Boot] igep00x0: merge igep0020 and igep0030 defconfigs to igep00x0_defconfig","commit_ref":null,"pull_url":null,"state":"changes-requested","archived":false,"hash":"57f8048fa8cdea00f9cf743a454fc602e4b44d4a","submitter":{"id":69938,"url":"http://patchwork.ozlabs.org/api/people/69938/?format=json","name":"Pau Pajuel","email":"ppajuel@gmail.com"},"delegate":{"id":3651,"url":"http://patchwork.ozlabs.org/api/users/3651/?format=json","username":"trini","first_name":"Tom","last_name":"Rini","email":"trini@ti.com"},"mbox":"http://patchwork.ozlabs.org/project/uboot/patch/1502016698-7715-1-git-send-email-ppajuel@gmail.com/mbox/","series":[],"comments":"http://patchwork.ozlabs.org/api/patches/798412/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/798412/checks/","tags":{},"related":[],"headers":{"Return-Path":"","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@bilbo.ozlabs.org","Authentication-Results":["ozlabs.org;\n\tspf=none (mailfrom) smtp.mailfrom=lists.denx.de\n\t(client-ip=81.169.180.215; helo=lists.denx.de;\n\tenvelope-from=u-boot-bounces@lists.denx.de;\n\treceiver=)","ozlabs.org;\n\tdkim=fail reason=\"signature verification failed\" (2048-bit key;\n\tunprotected) header.d=gmail.com header.i=@gmail.com\n\theader.b=\"d+5rIea1\"; dkim-atps=neutral"],"Received":["from lists.denx.de (dione.denx.de [81.169.180.215])\n\tby ozlabs.org (Postfix) with ESMTP id 3xQQ6b75W6z9rxj\n\tfor ;\n\tMon, 7 Aug 2017 01:48:07 +1000 (AEST)","by lists.denx.de (Postfix, from userid 105)\n\tid B8103C22086; Sun, 6 Aug 2017 15:47:04 +0000 (UTC)","from lists.denx.de (localhost [IPv6:::1])\n\tby lists.denx.de (Postfix) with ESMTP id 6EB58C22063;\n\tSun, 6 Aug 2017 15:45:58 +0000 (UTC)","by lists.denx.de (Postfix, from userid 105)\n\tid 34064C21F02; Sun, 6 Aug 2017 10:52:00 +0000 (UTC)","from mail-wr0-f196.google.com (mail-wr0-f196.google.com\n\t[209.85.128.196])\n\tby lists.denx.de (Postfix) with ESMTPS id AE36EC21EA7\n\tfor ; Sun, 6 Aug 2017 10:51:59 +0000 (UTC)","by mail-wr0-f196.google.com with SMTP id y43so5809031wrd.0\n\tfor ; Sun, 06 Aug 2017 03:51:59 -0700 (PDT)","from localhost.localdomain (85.98.15.37.dynamic.jazztel.es.\n\t[37.15.98.85]) by smtp.gmail.com with ESMTPSA id\n\tx14sm5659719wme.43.2017.08.06.03.51.57\n\t(version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128);\n\tSun, 06 Aug 2017 03:51:58 -0700 (PDT)"],"X-Spam-Checker-Version":"SpamAssassin 3.4.0 (2014-02-07) on lists.denx.de","X-Spam-Level":"","X-Spam-Status":"No, score=0.0 required=5.0 tests=FREEMAIL_FROM,\n\tRCVD_IN_DNSWL_NONE, RCVD_IN_MSPIKE_H2,\n\tT_DKIM_INVALID autolearn=unavailable\n\tautolearn_force=no version=3.4.0","DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025;\n\th=from:to:cc:subject:date:message-id;\n\tbh=9P7l4RSuInINjDrpqA3xKrH9DX/ysAv/u8/xCbWq+2k=;\n\tb=d+5rIea1zNc6GUbQ/iM/XzA7/lnfE2YmDgoWNMcGno4ATcWk/Xm7oazMOsMR9vl/Kw\n\tZCKQstfwKbOvWl+bCszUXhubfL4tFVs3H8RV2o22/9WbryjQCqaQO2u0mY4VGO4VFygW\n\t90p9IgK7wh36r65y3iIP8qRg4gb6MxyrMCZ6N+BjwbT09PD5rAL4AJ//TyVXzKsYkwpo\n\tir2c5f0WX4stkPnJo1fbIlM3j4s/aBMsYyRIiuBnabx+sCdHLT8EK6pnXC8BdxkSQJrx\n\ti5t15M53ziDZ9vKlZwQlIM2bsR8q1+4cgLIp4leowPSrd6ntm5pzCdibraqdkgJcCrXN\n\t9wdw==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n\td=1e100.net; s=20161025;\n\th=x-gm-message-state:from:to:cc:subject:date:message-id;\n\tbh=9P7l4RSuInINjDrpqA3xKrH9DX/ysAv/u8/xCbWq+2k=;\n\tb=gAlx6qdjxndieMkyUbrSvCxKwPKp1H0naUGSrIZl1mPVIIgZZwwR5z9zURBhr+LxV1\n\t2DW/zJORk9kLF+nCzI9ZssD56X5Z14ruAYAFOBIZXTbFVqTIqtEUOW9UlCclrfQHfwCW\n\ts0fV/G058fv/n11e7mvJvPcd9Tsk55WTuBvIsGP1+xFS7/6fGI0te6xUUfj1XVM/Y45t\n\tJCT77komFMUsiC7e2BRVRS3DtBrmUCGwePKSMDy+9yuArqn9hc2OwOzqR3DBef7zTatf\n\tqx2Xi6D2v3jv6vXxQR+k//iAUFtX+fcLlG2+bUkh/n6uEP6e8vVikC8+H/a2qxg6NtDm\n\t5Mww==","X-Gm-Message-State":"AIVw111yRJrnwFgLaDYg/YUBFqdhYoF+7si3yfL770JeARkTjhJVoBny\n\tJKFByYGltcDCGmeUfSg=","X-Received":"by 10.223.184.50 with SMTP id h47mr5613980wrf.163.1502016718966; \n\tSun, 06 Aug 2017 03:51:58 -0700 (PDT)","From":"Pau Pajuelo ","To":"u-boot@lists.denx.de","Date":"Sun, 6 Aug 2017 12:51:38 +0200","Message-Id":"<1502016698-7715-1-git-send-email-ppajuel@gmail.com>","X-Mailer":"git-send-email 2.7.4","X-Mailman-Approved-At":"Sun, 06 Aug 2017 15:45:55 +0000","Subject":"[U-Boot] [PATCH] igep00x0: merge igep0020 and igep0030 defconfigs\n\tto igep00x0_defconfig","X-BeenThere":"u-boot@lists.denx.de","X-Mailman-Version":"2.1.18","Precedence":"list","List-Id":"U-Boot discussion ","List-Unsubscribe":",\n\t","List-Archive":"","List-Post":"","List-Help":"","List-Subscribe":",\n\t","MIME-Version":"1.0","Content-Type":"text/plain; charset=\"utf-8\"","Content-Transfer-Encoding":"base64","Errors-To":"u-boot-bounces@lists.denx.de","Sender":"\"U-Boot\" "},"content":"Update igep00x0 code with the following features:\n- Add board and revision detection for the boards:\n - IGEP0020-RF\n - IGEP0020-RC\n - IGEP0030-RG\n - IGEP0030-RE\n- Merge IGEP0020 and IGEP0030 mux tables\n- Add suport to use GPIO_126, GPIO_127 and GPIO_129\n- board_name environment variable displays board and revision information\n\nSigned-off-by: Pau Pajuelo \n---\nThis patch allows to use a single configuration (igep00x0_defconfig)\nin order to boot multiple IGEP OMAP3 boards with the same binaries.\nBoards tested are: igep0020-rc, igep0020-rf, igep0030-re and igep0030-rg.\n\nThis is done using some GPIOs that differs signal level between boards\nand versions.\n\nGPIO_129, used to detect versions, needs a proper power domain configuration\nthrough TPS65950 VSIM regulator as omap3 pandora board implements into the\npatch 7cad446b887b6764afe8a6706508236bbd4998d8.\n\nFinally, MUX_IGEP0020 and MUX_IGEP0030 can be merged to MUX_DEFAULT,\nbecause they share the same functionality.\n board/isee/igep00x0/MAINTAINERS | 3 +-\n board/isee/igep00x0/igep00x0.c | 128 ++++++++++++++++++++++++++++++++++-----\n board/isee/igep00x0/igep00x0.h | 13 ++--\n configs/igep0020_defconfig | 44 --------------\n configs/igep0030_defconfig | 43 -------------\n configs/igep00x0_defconfig | 36 +++++++++++\n include/configs/omap3_igep00x0.h | 25 +++++---\n 7 files changed, 170 insertions(+), 122 deletions(-)\n delete mode 100644 configs/igep0020_defconfig\n delete mode 100644 configs/igep0030_defconfig\n create mode 100644 configs/igep00x0_defconfig","diff":"diff --git a/board/isee/igep00x0/MAINTAINERS b/board/isee/igep00x0/MAINTAINERS\nindex 720ef2a..d75d400 100644\n--- a/board/isee/igep00x0/MAINTAINERS\n+++ b/board/isee/igep00x0/MAINTAINERS\n@@ -3,6 +3,5 @@ M:\tEnric Balletbo i Serra \n S:\tMaintained\n F:\tboard/isee/igep00x0/\n F:\tinclude/configs/omap3_igep00x0.h\n-F:\tconfigs/igep0020_defconfig\n-F:\tconfigs/igep0030_defconfig\n+F:\tconfigs/igep00x0_defconfig\n F:\tconfigs/igep0032_defconfig\ndiff --git a/board/isee/igep00x0/igep00x0.c b/board/isee/igep00x0/igep00x0.c\nindex 843d35e..be4b59c 100644\n--- a/board/isee/igep00x0/igep00x0.c\n+++ b/board/isee/igep00x0/igep00x0.c\n@@ -17,7 +17,6 @@\n #include \n #include \n #include \n-#include \n #include \n #include \n #include \n@@ -29,6 +28,43 @@\n \n DECLARE_GLOBAL_DATA_PTR;\n \n+/*\n+ * Routine: get_board_revision\n+ * Description: GPIO_28 and GPIO_129 are used to read board and revision from\n+ * IGEP00x0 boards. First of all, it is necessary to reset USB transceiver from\n+ * IGEP0030 in order to read GPIO_IGEP00X0_BOARD_DETECTION correctly, because\n+ * this functionality is shared by USB HOST.\n+ * Once USB reset is applied, U-boot configures these pins as input pullup to\n+ * detect board and revision:\n+ * IGEP0020-RF = 0b00\n+ * IGEP0020-RC = 0b01\n+ * IGEP0030-RG = 0b10\n+ * IGEP0030-RE = 0b11\n+ */\n+static int get_board_revision(void)\n+{\n+\tint revision;\n+\n+\tgpio_request(IGEP0030_USB_TRANSCEIVER_RESET,\n+\t\t\t\t\"igep0030_usb_transceiver_reset\");\n+\tgpio_direction_output(IGEP0030_USB_TRANSCEIVER_RESET, 0);\n+\n+\tgpio_request(GPIO_IGEP00X0_BOARD_DETECTION, \"igep00x0_board_detection\");\n+\tgpio_direction_input(GPIO_IGEP00X0_BOARD_DETECTION);\n+\trevision = 2 * gpio_get_value(GPIO_IGEP00X0_BOARD_DETECTION);\n+\tgpio_free(GPIO_IGEP00X0_BOARD_DETECTION);\n+\n+\tgpio_request(GPIO_IGEP00X0_REVISION_DETECTION,\n+\t\t\t\t\"igep00x0_revision_detection\");\n+\tgpio_direction_input(GPIO_IGEP00X0_REVISION_DETECTION);\n+\trevision = revision + gpio_get_value(GPIO_IGEP00X0_REVISION_DETECTION);\n+\tgpio_free(GPIO_IGEP00X0_REVISION_DETECTION);\n+\n+\tgpio_free(IGEP0030_USB_TRANSCEIVER_RESET);\n+\n+\treturn revision;\n+}\n+\n static const struct ns16550_platdata igep_serial = {\n \t.base = OMAP34XX_UART3,\n \t.reg_shift = 2,\n@@ -69,10 +105,6 @@ int board_init(void)\n \t/* boot param addr */\n \tgd->bd->bi_boot_params = (OMAP34XX_SDRC_CS0 + 0x100);\n \n-#if defined(CONFIG_LED_STATUS) && defined(CONFIG_LED_STATUS_BOOT_ENABLE)\n-\tstatus_led_set(CONFIG_LED_STATUS_BOOT, CONFIG_LED_STATUS_ON);\n-#endif\n-\n \treturn 0;\n }\n \n@@ -249,13 +281,62 @@ int ft_board_setup(void *blob, bd_t *bd)\n \n void set_fdt(void)\n {\n-\tswitch (gd->bd->bi_arch_number) {\n-\tcase MACH_TYPE_IGEP0020:\n+\tswitch (get_board_revision()) {\n+\tcase 0:\n+\t\tsetenv(\"fdtfile\", \"omap3-igep0020-rev-f.dtb\");\n+\t\tbreak;\n+\tcase 1:\n \t\tsetenv(\"fdtfile\", \"omap3-igep0020.dtb\");\n \t\tbreak;\n-\tcase MACH_TYPE_IGEP0030:\n+\tcase 2:\n+\t\tsetenv(\"fdtfile\", \"omap3-igep0030-rev-g.dtb\");\n+\t\tbreak;\n+\tcase 3:\n \t\tsetenv(\"fdtfile\", \"omap3-igep0030.dtb\");\n \t\tbreak;\n+\tdefault:\n+\t\t/* Should not happen... */\n+\t\tbreak;\n+\t}\n+}\n+\n+void set_led(void)\n+{\n+\tswitch (get_board_revision()) {\n+\tcase 0:\n+\tcase 1:\n+\t\tgpio_request(IGEP0020_GPIO_LED, \"igep0020_gpio_led\");\n+\t\tgpio_direction_output(IGEP0020_GPIO_LED, 1);\n+\t\tbreak;\n+\tcase 2:\n+\tcase 3:\n+\t\tgpio_request(IGEP0030_GPIO_LED, \"igep0030_gpio_led\");\n+\t\tgpio_direction_output(IGEP0030_GPIO_LED, 0);\n+\t\tbreak;\n+\tdefault:\n+\t\t/* Should not happen... */\n+\t\tbreak;\n+\t}\n+}\n+\n+void set_boardname(void)\n+{\n+\tswitch (get_board_revision()) {\n+\tcase 0:\n+\t\tsetenv(\"board_name\", \"igep0020-rf\");\n+\t\tbreak;\n+\tcase 1:\n+\t\tsetenv(\"board_name\", \"igep0020-rc\");\n+\t\tbreak;\n+\tcase 2:\n+\t\tsetenv(\"board_name\", \"igep0030-rg\");\n+\t\tbreak;\n+\tcase 3:\n+\t\tsetenv(\"board_name\", \"igep0030-re\");\n+\t\tbreak;\n+\tdefault:\n+\t\t/* Should not happen... */\n+\t\tbreak;\n \t}\n }\n \n@@ -265,14 +346,37 @@ void set_fdt(void)\n */\n int misc_init_r(void)\n {\n+\tt2_t *t2_base = (t2_t *)T2_BASE;\n+\tu32 pbias_lite;\n+\n \ttwl4030_power_init();\n \n+\t/* set VSIM to 1.8V */\n+\ttwl4030_pmrecv_vsel_cfg(TWL4030_PM_RECEIVER_VSIM_DEDICATED,\n+\t\t\t\tTWL4030_PM_RECEIVER_VSIM_VSEL_18,\n+\t\t\t\tTWL4030_PM_RECEIVER_VSIM_DEV_GRP,\n+\t\t\t\tTWL4030_PM_RECEIVER_DEV_GRP_P1);\n+\n+\t/* set up dual-voltage GPIOs to 1.8V */\n+\tpbias_lite = readl(&t2_base->pbias_lite);\n+\tpbias_lite &= ~PBIASLITEVMODE1;\n+\tpbias_lite |= PBIASLITEPWRDNZ1;\n+\twritel(pbias_lite, &t2_base->pbias_lite);\n+\tif (get_cpu_family() == CPU_OMAP36XX)\n+\t\twritel(readl(OMAP34XX_CTRL_WKUP_CTRL) |\n+\t\t\t\t\t OMAP34XX_CTRL_WKUP_CTRL_GPIO_IO_PWRDNZ,\n+\t\t\t\t\t OMAP34XX_CTRL_WKUP_CTRL);\n+\n \tsetup_net_chip();\n \n \tomap_die_id_display();\n \n \tset_fdt();\n \n+\tset_led();\n+\n+\tset_boardname();\n+\n \treturn 0;\n }\n \n@@ -302,12 +406,4 @@ void board_mtdparts_default(const char **mtdids, const char **mtdparts)\n void set_muxconf_regs(void)\n {\n \tMUX_DEFAULT();\n-\n-#if (CONFIG_MACH_TYPE == MACH_TYPE_IGEP0020)\n-\tMUX_IGEP0020();\n-#endif\n-\n-#if (CONFIG_MACH_TYPE == MACH_TYPE_IGEP0030)\n-\tMUX_IGEP0030();\n-#endif\n }\ndiff --git a/board/isee/igep00x0/igep00x0.h b/board/isee/igep00x0/igep00x0.h\nindex 5698efa..1cbe7c9 100644\n--- a/board/isee/igep00x0/igep00x0.h\n+++ b/board/isee/igep00x0/igep00x0.h\n@@ -103,6 +103,8 @@\n \tMUX_VAL(CP(MMC1_DAT1), (IEN | PTU | EN | M0)) /* MMC1_DAT1 */\\\n \tMUX_VAL(CP(MMC1_DAT2), (IEN | PTU | EN | M0)) /* MMC1_DAT2 */\\\n \tMUX_VAL(CP(MMC1_DAT3), (IEN | PTU | EN | M0)) /* MMC1_DAT3 */\\\n+\tMUX_VAL(CP(UART1_TX), (IDIS | PTD | DIS | M0)) /* UART1_TX */\\\n+\tMUX_VAL(CP(UART1_RX), (IEN | PTD | DIS | M0)) /* UART1_RX */\\\n \tMUX_VAL(CP(UART3_TX_IRTX), (IDIS | PTD | DIS | M0)) /* UART3_TX */\\\n \tMUX_VAL(CP(UART3_RX_IRRX), (IEN | PTD | DIS | M0)) /* UART3_RX */\\\n \tMUX_VAL(CP(I2C1_SCL), (IEN | PTU | EN | M0)) /* I2C1_SCL */\\\n@@ -117,13 +119,10 @@\n \tMUX_VAL(CP(SYS_BOOT4), (IEN | PTD | DIS | M4)) /* GPIO_6 */\\\n \tMUX_VAL(CP(SYS_BOOT5), (IEN | PTD | DIS | M4)) /* GPIO_7 */\\\n \tMUX_VAL(CP(SYS_BOOT6), (IEN | PTD | DIS | M4)) /* GPIO_8 */\\\n+\tMUX_VAL(CP(ETK_D14_ES2), (IEN | PTU | EN | M4)) /* GPIO_28 */\\\n+\tMUX_VAL(CP(GPMC_NCS3), (IDIS | PTD | DIS | M4)) /* GPIO_54 */\\\n+\tMUX_VAL(CP(GPMC_WAIT2), (IEN | PTU | DIS | M4)) /* GPIO_64 */\\\n+\tMUX_VAL(CP(GPIO129), (IEN | PTU | EN | M4)) /* GPIO_129 */\\\n \tMUX_VAL(CP(SDRC_CKE0), (IDIS | PTU | EN | M0)) /* SDRC_CKE0 */\\\n \tMUX_VAL(CP(SDRC_CKE1), (IDIS | PTU | EN | M0)) /* SDRC_CKE1 */\n #endif\n-\n-#define MUX_IGEP0020() \\\n-\tMUX_VAL(CP(GPMC_WAIT2), (IEN | PTU | DIS | M4)) /* GPIO_64-ETH_NRST */\\\n-\n-#define MUX_IGEP0030() \\\n-\tMUX_VAL(CP(UART1_TX), (IDIS | PTD | DIS | M0)) /* UART1_TX */\\\n-\tMUX_VAL(CP(UART1_RX), (IEN | PTD | DIS | M0)) /* UART1_RX */\ndiff --git a/configs/igep0020_defconfig b/configs/igep0020_defconfig\ndeleted file mode 100644\nindex 8ca5a84..0000000\n--- a/configs/igep0020_defconfig\n+++ /dev/null\n@@ -1,44 +0,0 @@\n-CONFIG_ARM=y\n-CONFIG_ARCH_OMAP2PLUS=y\n-CONFIG_TARGET_OMAP3_IGEP00X0=y\n-CONFIG_DISTRO_DEFAULTS=y\n-CONFIG_OF_BOARD_SETUP=y\n-CONFIG_SYS_EXTRA_OPTIONS=\"MACH_TYPE=MACH_TYPE_IGEP0020\"\n-CONFIG_ENV_IS_NOWHERE=y\n-CONFIG_BOOTDELAY=3\n-CONFIG_SYS_CONSOLE_IS_IN_ENV=y\n-CONFIG_SYS_CONSOLE_INFO_QUIET=y\n-CONFIG_VERSION_VARIABLE=y\n-# CONFIG_DISPLAY_BOARDINFO is not set\n-CONFIG_SPL=y\n-# CONFIG_SPL_EXT_SUPPORT is not set\n-CONFIG_SPL_MTD_SUPPORT=y\n-CONFIG_SPL_ONENAND_SUPPORT=y\n-CONFIG_SPL_OS_BOOT=y\n-# CONFIG_CMD_IMLS is not set\n-CONFIG_CMD_ASKENV=y\n-# CONFIG_CMD_FLASH is not set\n-CONFIG_CMD_MMC=y\n-CONFIG_CMD_NAND=y\n-CONFIG_CMD_SPI=y\n-CONFIG_CMD_I2C=y\n-CONFIG_CMD_GPIO=y\n-# CONFIG_CMD_SETEXPR is not set\n-CONFIG_CMD_CACHE=y\n-CONFIG_CMD_EXT4_WRITE=y\n-CONFIG_CMD_UBI=y\n-# CONFIG_CMD_UBIFS is not set\n-CONFIG_NET_RANDOM_ETHADDR=y\n-CONFIG_LED_STATUS=y\n-CONFIG_LED_STATUS_GPIO=y\n-CONFIG_LED_STATUS0=y\n-CONFIG_LED_STATUS_BIT=27\n-CONFIG_LED_STATUS_STATE=2\n-CONFIG_LED_STATUS_BOOT_ENABLE=y\n-CONFIG_LED_STATUS_BOOT=0\n-CONFIG_MMC_OMAP_HS=y\n-CONFIG_MTD_UBI_FASTMAP=y\n-CONFIG_SYS_NS16550=y\n-CONFIG_FAT_WRITE=y\n-CONFIG_OF_LIBFDT=y\n-CONFIG_FDT_FIXUP_PARTITIONS=y\ndiff --git a/configs/igep0030_defconfig b/configs/igep0030_defconfig\ndeleted file mode 100644\nindex 8af6dd5..0000000\n--- a/configs/igep0030_defconfig\n+++ /dev/null\n@@ -1,43 +0,0 @@\n-CONFIG_ARM=y\n-CONFIG_ARCH_OMAP2PLUS=y\n-CONFIG_TARGET_OMAP3_IGEP00X0=y\n-CONFIG_DISTRO_DEFAULTS=y\n-CONFIG_OF_BOARD_SETUP=y\n-CONFIG_SYS_EXTRA_OPTIONS=\"MACH_TYPE=MACH_TYPE_IGEP0030\"\n-CONFIG_ENV_IS_NOWHERE=y\n-CONFIG_BOOTDELAY=3\n-CONFIG_SYS_CONSOLE_IS_IN_ENV=y\n-CONFIG_SYS_CONSOLE_INFO_QUIET=y\n-CONFIG_VERSION_VARIABLE=y\n-# CONFIG_DISPLAY_BOARDINFO is not set\n-CONFIG_SPL=y\n-# CONFIG_SPL_EXT_SUPPORT is not set\n-CONFIG_SPL_MTD_SUPPORT=y\n-CONFIG_SPL_ONENAND_SUPPORT=y\n-CONFIG_SPL_OS_BOOT=y\n-# CONFIG_CMD_IMLS is not set\n-CONFIG_CMD_ASKENV=y\n-# CONFIG_CMD_FLASH is not set\n-CONFIG_CMD_MMC=y\n-CONFIG_CMD_NAND=y\n-CONFIG_CMD_SPI=y\n-CONFIG_CMD_I2C=y\n-CONFIG_CMD_GPIO=y\n-# CONFIG_CMD_SETEXPR is not set\n-CONFIG_CMD_CACHE=y\n-CONFIG_CMD_EXT4_WRITE=y\n-CONFIG_CMD_UBI=y\n-# CONFIG_CMD_UBIFS is not set\n-CONFIG_NET_RANDOM_ETHADDR=y\n-CONFIG_LED_STATUS=y\n-CONFIG_LED_STATUS_GPIO=y\n-CONFIG_LED_STATUS0=y\n-CONFIG_LED_STATUS_BIT=16\n-CONFIG_LED_STATUS_STATE=2\n-CONFIG_LED_STATUS_BOOT_ENABLE=y\n-CONFIG_LED_STATUS_BOOT=0\n-CONFIG_MMC_OMAP_HS=y\n-CONFIG_SYS_NS16550=y\n-CONFIG_FAT_WRITE=y\n-CONFIG_OF_LIBFDT=y\n-CONFIG_FDT_FIXUP_PARTITIONS=y\ndiff --git a/configs/igep00x0_defconfig b/configs/igep00x0_defconfig\nnew file mode 100644\nindex 0000000..75f6019\n--- /dev/null\n+++ b/configs/igep00x0_defconfig\n@@ -0,0 +1,36 @@\n+CONFIG_ARM=y\n+CONFIG_ARCH_OMAP2PLUS=y\n+CONFIG_TARGET_OMAP3_IGEP00X0=y\n+CONFIG_DISTRO_DEFAULTS=y\n+CONFIG_OF_BOARD_SETUP=y\n+CONFIG_ENV_IS_NOWHERE=y\n+CONFIG_BOOTDELAY=3\n+CONFIG_SYS_CONSOLE_IS_IN_ENV=y\n+CONFIG_SYS_CONSOLE_INFO_QUIET=y\n+CONFIG_VERSION_VARIABLE=y\n+# CONFIG_DISPLAY_BOARDINFO is not set\n+CONFIG_SPL=y\n+# CONFIG_SPL_EXT_SUPPORT is not set\n+CONFIG_SPL_MTD_SUPPORT=y\n+CONFIG_SPL_ONENAND_SUPPORT=y\n+CONFIG_SPL_OS_BOOT=y\n+# CONFIG_CMD_IMLS is not set\n+CONFIG_CMD_ASKENV=y\n+# CONFIG_CMD_FLASH is not set\n+CONFIG_CMD_MMC=y\n+CONFIG_CMD_NAND=y\n+CONFIG_CMD_SPI=y\n+CONFIG_CMD_I2C=y\n+CONFIG_CMD_GPIO=y\n+# CONFIG_CMD_SETEXPR is not set\n+CONFIG_CMD_CACHE=y\n+CONFIG_CMD_EXT4_WRITE=y\n+CONFIG_CMD_UBI=y\n+# CONFIG_CMD_UBIFS is not set\n+CONFIG_NET_RANDOM_ETHADDR=y\n+CONFIG_MMC_OMAP_HS=y\n+CONFIG_MTD_UBI_FASTMAP=y\n+CONFIG_SYS_NS16550=y\n+CONFIG_FAT_WRITE=y\n+CONFIG_OF_LIBFDT=y\n+CONFIG_FDT_FIXUP_PARTITIONS=y\ndiff --git a/include/configs/omap3_igep00x0.h b/include/configs/omap3_igep00x0.h\nindex 39f1e54..fee95d6 100644\n--- a/include/configs/omap3_igep00x0.h\n+++ b/include/configs/omap3_igep00x0.h\n@@ -14,7 +14,6 @@\n #define CONFIG_NAND\n \n #include \n-#include \n \n /*\n * We are only ever GP parts and will utilize all of the \"downloaded image\"\n@@ -27,15 +26,21 @@\n \n #define CONFIG_REVISION_TAG\t\t1\n \n-/* Status LED available for IGEP0020 and IGEP0030 but not IGEP0032 */\n-#if (CONFIG_MACH_TYPE == MACH_TYPE_IGEP0020) || \\\n-\t\t (CONFIG_MACH_TYPE == MACH_TYPE_IGEP0030)\n-#if (CONFIG_MACH_TYPE == MACH_TYPE_IGEP0020)\n-#define RED_LED_GPIO 27\n-#elif (CONFIG_MACH_TYPE == MACH_TYPE_IGEP0030)\n-#define RED_LED_GPIO 16\n-#endif\n-#endif\n+/* GPIO banks */\n+#define CONFIG_OMAP3_GPIO_2\t\t/* GPIO32..63 is in GPIO bank 2 */\n+#define CONFIG_OMAP3_GPIO_4\t\t/* GPIO96..127 is in GPIO bank 4 */\n+\n+/* TPS65950 */\n+#define PBIASLITEVMODE1\t\t\t(1 << 8)\n+\n+/* LED */\n+#define IGEP0020_GPIO_LED\t\t27\n+#define IGEP0030_GPIO_LED\t\t16\n+\n+/* Board and revision detection GPIOs */\n+#define IGEP0030_USB_TRANSCEIVER_RESET\t\t54\n+#define GPIO_IGEP00X0_BOARD_DETECTION\t\t28\n+#define GPIO_IGEP00X0_REVISION_DETECTION\t129\n \n /* USB */\n #define CONFIG_USB_MUSB_UDC\t\t1\n","prefixes":["U-Boot"]}