{"id":2231325,"url":"http://patchwork.ozlabs.org/api/patches/2231325/?format=json","web_url":"http://patchwork.ozlabs.org/project/gcc/patch/20260430154159.3649425-2-alfie.richards@arm.com/","project":{"id":17,"url":"http://patchwork.ozlabs.org/api/projects/17/?format=json","name":"GNU Compiler Collection","link_name":"gcc","list_id":"gcc-patches.gcc.gnu.org","list_email":"gcc-patches@gcc.gnu.org","web_url":null,"scm_url":null,"webscm_url":null,"list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"msgid":"<20260430154159.3649425-2-alfie.richards@arm.com>","list_archive_url":null,"date":"2026-04-30T15:41:58","name":"[1/2] aarch64: Add new fp->int conversion intrinsics","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"f8379b4e6ce03ae25e836816cff572ee3b5c9434","submitter":{"id":88864,"url":"http://patchwork.ozlabs.org/api/people/88864/?format=json","name":"Alfie Richards","email":"alfie.richards@arm.com"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/gcc/patch/20260430154159.3649425-2-alfie.richards@arm.com/mbox/","series":[{"id":502331,"url":"http://patchwork.ozlabs.org/api/series/502331/?format=json","web_url":"http://patchwork.ozlabs.org/project/gcc/list/?series=502331","date":"2026-04-30T15:41:57","name":"AArch64 new fp->int conversions and fprcvt","version":1,"mbox":"http://patchwork.ozlabs.org/series/502331/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2231325/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2231325/checks/","tags":{},"related":[],"headers":{"Return-Path":"","X-Original-To":["incoming@patchwork.ozlabs.org","gcc-patches@gcc.gnu.org"],"Delivered-To":["patchwork-incoming@legolas.ozlabs.org","gcc-patches@gcc.gnu.org"],"Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (1024-bit key;\n unprotected) header.d=arm.com header.i=@arm.com header.a=rsa-sha256\n header.s=selector1 header.b=TDDoIXW/;\n\tdkim=pass (1024-bit key) header.d=arm.com header.i=@arm.com\n header.a=rsa-sha256 header.s=selector1 header.b=TDDoIXW/;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=gcc.gnu.org\n (client-ip=2620:52:6:3111::32; helo=vm01.sourceware.org;\n envelope-from=gcc-patches-bounces~incoming=patchwork.ozlabs.org@gcc.gnu.org;\n receiver=patchwork.ozlabs.org)","sourceware.org;\n\tdkim=pass (1024-bit key,\n unprotected) header.d=arm.com header.i=@arm.com header.a=rsa-sha256\n header.s=selector1 header.b=TDDoIXW/;\n\tdkim=pass (1024-bit key) header.d=arm.com header.i=@arm.com\n header.a=rsa-sha256 header.s=selector1 header.b=TDDoIXW/","sourceware.org;\n dmarc=pass (p=none dis=none) header.from=arm.com","sourceware.org; spf=pass smtp.mailfrom=arm.com","server2.sourceware.org;\n arc=pass smtp.remote-ip=52.101.65.69"],"Received":["from vm01.sourceware.org (vm01.sourceware.org\n [IPv6:2620:52:6:3111::32])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519 server-signature ECDSA (secp384r1) server-digest SHA384)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g5z8T5cmbz1yGq\n\tfor ; Fri, 01 May 2026 01:47:52 +1000 (AEST)","from vm01.sourceware.org (localhost [127.0.0.1])\n\tby sourceware.org (Postfix) with ESMTP id A1994436A06E\n\tfor ; Thu, 30 Apr 2026 15:47:50 +0000 (GMT)","from DU2PR03CU002.outbound.protection.outlook.com\n (mail-northeuropeazon11011069.outbound.protection.outlook.com [52.101.65.69])\n by sourceware.org (Postfix) with ESMTPS id 00FF8436A05E\n for ; Thu, 30 Apr 2026 15:43:33 +0000 (GMT)","from AS4P189CA0019.EURP189.PROD.OUTLOOK.COM (2603:10a6:20b:5db::10)\n by AM0PR08MB5524.eurprd08.prod.outlook.com (2603:10a6:208:181::10)\n with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9870.20; Thu, 30 Apr\n 2026 15:43:28 +0000","from AM4PEPF00027A67.eurprd04.prod.outlook.com\n (2603:10a6:20b:5db:cafe::96) by AS4P189CA0019.outlook.office365.com\n (2603:10a6:20b:5db::10) with Microsoft SMTP Server (version=TLS1_3,\n cipher=TLS_AES_256_GCM_SHA384) id 15.20.9846.30 via Frontend Transport; Thu,\n 30 Apr 2026 15:43:28 +0000","from outbound-uk1.az.dlp.m.darktrace.com (4.158.2.129) by\n AM4PEPF00027A67.mail.protection.outlook.com (10.167.16.84) with Microsoft\n SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9870.22\n via Frontend Transport; Thu, 30 Apr 2026 15:43:27 +0000","from DU7P190CA0024.EURP190.PROD.OUTLOOK.COM (2603:10a6:10:550::20)\n by DU0PR08MB8347.eurprd08.prod.outlook.com (2603:10a6:10:409::10) with\n Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9870.20; Thu, 30 Apr\n 2026 15:42:19 +0000","from DB5PEPF00014B8E.eurprd02.prod.outlook.com\n (2603:10a6:10:550:cafe::ee) by DU7P190CA0024.outlook.office365.com\n (2603:10a6:10:550::20) with Microsoft SMTP Server (version=TLS1_3,\n cipher=TLS_AES_256_GCM_SHA384) id 15.20.9846.30 via Frontend Transport; Thu,\n 30 Apr 2026 15:42:19 +0000","from nebula.arm.com (172.205.89.229) by\n DB5PEPF00014B8E.mail.protection.outlook.com (10.167.8.202) with Microsoft\n SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.20.9870.22 via Frontend Transport; Thu, 30 Apr 2026 15:42:18 +0000","from AZ-NEU-EXJ02.Arm.com (10.240.25.139) by AZ-NEU-EX03.Arm.com\n (10.240.25.137) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.29; Thu, 30 Apr\n 2026 15:42:03 +0000","from AZ-NEU-EX04.Arm.com (10.240.25.138) by AZ-NEU-EXJ02.Arm.com\n (10.240.25.139) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.29; Thu, 30 Apr\n 2026 15:42:02 +0000","from ip-10-249-56-165.eu-west-1.compute.internal (10.249.56.165) by\n mail.arm.com (10.240.25.138) with Microsoft SMTP Server id\n 15.2.2562.29 via Frontend Transport; Thu, 30 Apr 2026 15:42:02 +0000"],"DKIM-Filter":["OpenDKIM Filter v2.11.0 sourceware.org A1994436A06E","OpenDKIM Filter v2.11.0 sourceware.org 00FF8436A05E"],"DMARC-Filter":"OpenDMARC Filter v1.4.2 sourceware.org 00FF8436A05E","ARC-Filter":"OpenARC Filter v1.0.0 sourceware.org 00FF8436A05E","ARC-Seal":["i=3; a=rsa-sha256; d=sourceware.org; s=key; t=1777563814; cv=pass;\n b=fILQLBGfdPQbyLvl7x+QeBfafs4QYUpGQGu21oqQJYYf0Ycm9sIzSchtboq0Bmtm4/xvUwmIx260TiZyBFlqZMlDwVh44PGImhQ2fQjnBaIsEg3gKkiNJR2PQKegx3RMPkfl/0V+BrsdsPENpH5PTiMk0UfK5YD5xoV/SXJyXYQ=","i=2; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=pass;\n b=gsdA+w+MIiccaHQXnNz2vqiSTYLZk4uR5Mx+6uQI6B3oSxuwzLQXBrApTe8L3/8sP5hZSOW3ygEyGaIs9HUb+jBYMCzGM6b4FqHtq0MXnotO78UunBaocwDkAynTfqS5znEWbwpEq347gr3TF7gO1DiTegZvUvWMKmLCtyO/8XN2YRGs6LvZmovD7lEWr5bqIE6gFOhwI5hHwHyO+8Ax3w2fTl54P+hzm8KRcEwS4CnyLzPO0/h/ghBWs/QcPcGhxeIcf2gM8fM3LfUgilcz7+VJO4oBiheRLRnTbZVUloMg/z6x++f3T0rT4nxXqGztJSi94jn5ZyE0KEVG437acA==","i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;\n b=jL56vkl8Xy+e2IUngSDXgNdVQ/o9k4WJegr1iV8Wf10vRP4nJ3lbPUJn5UpUifZQ0uUUgYAp+UXcv3Jwo8Vr8xwY9WY+nYO9e5ENmpQfiLjIUYAHRpuvXXTtnYl2DMGKBh/XneqKYTZ4w/m+J0g2S11bPHuO3Kb1emMKEim4K+qzOUIrM5uNP/bZRjOZsmdDgL5BZHZ5KIm7CRC2el5ZY9J1rmbz7uGdNHKSvvh9m4CdaNw9ZnjAJUdQD+bDJvsdpGvwlJUJh1KVlwygCQA9cRF2EC0Blq+I0sHbpLxrEuDeyZabK900eXeeYM0FdpATlrx6Vdp8o6O6CtL2/X0+yg=="],"ARC-Message-Signature":["i=3; a=rsa-sha256; d=sourceware.org; s=key;\n t=1777563814; c=relaxed/simple;\n bh=Kk3Q0SyapuCFG/es4tZhYcsPLMJjUwgChKYqyy44seE=;\n h=DKIM-Signature:DKIM-Signature:From:To:Subject:Date:Message-ID:\n MIME-Version;\n b=FHMhKXV7aG5c/iqJww7UYRgaxX9fP0gBHjEihmuwK16caIg1Z4texhBR+dB3SGpdLaOMPK30fgrnwFP+ND0ZpVwMH9knIcdaqFnjUkTPchDJMK9JYC838nV9V5KCxsp0xNmPLz9ixd+oM6RcTsVA3mEBxXktLCJ3zIJs2+zEeLU=","i=2; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector10001;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=wrG7L4lM+cULFCy8/Zgd0FIDkwKQfwDTwPY4Pws++lc=;\n b=whDpqpUP8f/4+zP6TGk8Iv2JsK2coO1ns2Bb+JkGfBY8J4YWaiKWrGldulrjhot/GtIOO7TMt6FpVh03qtSGFEuMnNMNVhuXzdTnTuxlDzDevFx2ye4QsFl+fWPrbHumWfy1/TO7m6fA+6wUlAl2RcBwTX+BJaQLXBkSylbOER1NFjON42jMT5Te+aS4xO+RzGzzjFmgumx4+7JILuaYoVy0s0Sha43qxXOsmpFBV9uokxFcXoP71tY/8OixVFpV8Iq4mJbfeGV2uh7ddUfn6yvyJvan6bnvf9iErxUQcL3ZwueH/t6yPXmqrXThmT9cfeYlNV+nln3AEpQflJidDw==","i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector10001;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=wrG7L4lM+cULFCy8/Zgd0FIDkwKQfwDTwPY4Pws++lc=;\n b=s+YH5apw/1gUbbmD0ilw4aCvl74M2u87tZlYzfIHKh4Jn+ICeF93YkFDGRGfNWD/DEChRte+EFCVnkuvYHZsgNetvE+Ike7SruWL0gjigon+sjzsRcVsEG/EeWv3OVK++1ZBIJpR6dYOBKwbiV8KZ9eck0YUpkMYTUY/nyOTtV5WlHFCI0pOBk3iYfrFCCSoqCimeOhAqnF+fCVo7rNpHoroNSEa8ZLMXm3UgXGO3aEswj6Mb3SkTTpHF1W33koWd7TqQcirinJNehNNW/8WZSgq6Emhp/bmWKYzw3OfnhfBwj0m5XyHNUGIFSI1MvbEYKfA0kmz5716prf4Ja4qEQ=="],"ARC-Authentication-Results":["i=3; server2.sourceware.org","i=2; mx.microsoft.com 1; spf=pass (sender ip is\n 4.158.2.129) smtp.rcpttodomain=gcc.gnu.org smtp.mailfrom=arm.com; dmarc=pass\n (p=none sp=none pct=100) action=none header.from=arm.com; dkim=pass\n (signature was verified) header.d=arm.com; arc=pass (0 oda=1 ltdi=1\n spf=[1,1,smtp.mailfrom=arm.com] dmarc=[1,1,header.from=arm.com])","i=1; mx.microsoft.com 1; spf=pass (sender ip is\n 172.205.89.229) smtp.rcpttodomain=gcc.gnu.org smtp.mailfrom=arm.com;\n dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com;\n dkim=none (message not signed); arc=none (0)"],"DKIM-Signature":["v=1; a=rsa-sha256; c=relaxed/relaxed; d=arm.com; s=selector1;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=wrG7L4lM+cULFCy8/Zgd0FIDkwKQfwDTwPY4Pws++lc=;\n b=TDDoIXW/vzS8entKG+TYx3IPDo0q3oVAJEZcM/2BQxZJYc30Wb/JngB1qvP+mby4xiUjrk5p8HZbjWMcQKmbZr50guKcdkz28BQpPqNWZAzTNdT6Rc5/uJi/0Zg3SFxWaEnpQXp91hV7vh1wzEuwD4Odcu5eY7PRtKac8aqvFjQ=","v=1; a=rsa-sha256; c=relaxed/relaxed; d=arm.com; s=selector1;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=wrG7L4lM+cULFCy8/Zgd0FIDkwKQfwDTwPY4Pws++lc=;\n b=TDDoIXW/vzS8entKG+TYx3IPDo0q3oVAJEZcM/2BQxZJYc30Wb/JngB1qvP+mby4xiUjrk5p8HZbjWMcQKmbZr50guKcdkz28BQpPqNWZAzTNdT6Rc5/uJi/0Zg3SFxWaEnpQXp91hV7vh1wzEuwD4Odcu5eY7PRtKac8aqvFjQ="],"X-MS-Exchange-Authentication-Results":["spf=pass (sender IP is 4.158.2.129)\n smtp.mailfrom=arm.com; dkim=pass (signature was verified)\n header.d=arm.com;dmarc=pass action=none header.from=arm.com;","spf=pass (sender IP is 172.205.89.229)\n smtp.mailfrom=arm.com; dkim=none (message not signed)\n header.d=none;dmarc=pass action=none header.from=arm.com;"],"Received-SPF":["Pass (protection.outlook.com: domain of arm.com designates\n 4.158.2.129 as permitted sender) receiver=protection.outlook.com;\n client-ip=4.158.2.129; helo=outbound-uk1.az.dlp.m.darktrace.com; pr=C","Pass (protection.outlook.com: domain of arm.com designates\n 172.205.89.229 as permitted sender) receiver=protection.outlook.com;\n client-ip=172.205.89.229; helo=nebula.arm.com; pr=C"],"From":"Alfie Richards ","To":"","CC":", ,\n , ,\n , ,\n , Alfie Richards ","Subject":"[PATCH 1/2] aarch64: Add new fp->int conversion intrinsics","Date":"Thu, 30 Apr 2026 15:41:58 +0000","Message-ID":"<20260430154159.3649425-2-alfie.richards@arm.com>","X-Mailer":"git-send-email 2.34.1","In-Reply-To":"<20260430154159.3649425-1-alfie.richards@arm.com>","References":"<20260430154159.3649425-1-alfie.richards@arm.com>","MIME-Version":"1.0","Content-Transfer-Encoding":"8bit","Content-Type":"text/plain","X-EOPAttributedMessage":"1","X-MS-TrafficTypeDiagnostic":"\n DB5PEPF00014B8E:EE_|DU0PR08MB8347:EE_|AM4PEPF00027A67:EE_|AM0PR08MB5524:EE_","X-MS-Office365-Filtering-Correlation-Id":"b34f74e9-14de-43f3-7fc7-08dea6cf3913","x-checkrecipientrouted":"true","NoDisclaimer":"true","X-MS-Exchange-SenderADCheck":"1","X-MS-Exchange-AntiSpam-Relay":"0","X-Microsoft-Antispam-Untrusted":"BCL:0;\n ARA:13230040|376014|1800799024|82310400026|36860700016|13003099007|56012099003|22082099003|18002099003;","X-Microsoft-Antispam-Message-Info-Original":"\n z4RvxL1gyk8QsXUNr1jvRWggcfjVt9pT6UpbuoQmavSj1AlDaJHNzIJXy4auLxBYCOe0kzJrt21lrzuU+2o7Ft84xVdqg5iVssJOXkWaI6Ye0FJsj+tmpuxCFBxz21AZFfZfxnwq549lqX83ahfpxebl+8+XCVfHAtvzFO12fqW8YdvzpnT6scclS1/4msQ4RelR7FPbPWJN4RgKGyqMsVDjYezhhqahG2bad2A1UcbsEyxVksxvY9cvrw9D6b5xKcDPD5hZwGXlKjDtT4eecuQnM9fMBJt4BZaDLK0Z2i1x/4Rb5XwGGEtpzRwQygi1H5orpuDljnv7GY6CGQToCyQFEFxkvYATmYSS61HxmlZ7nLkBIvAJZS20grleob9iwL9i4wFzZmlzCRWa7JKr0B9xwu7L2gY1egt62nQOi760gNKbg1ds3sUACF/zaKYTMFJ/9Egd/rohlutFdSse4yGXZxA7ku6zQ8Xz+PyLTJTb79Q3xfRQRfRiiMDNV+yt9mcbfVum8ODcL5dGaXOF0Ow1yg8O77B2YXqEmQdJ4PJQvUViZ3LeXaBz9qrrg49oYOUPZGFZ/55mF2JdxFcpgvZ5mZ4Zlmc8Lq687RoCmT6o+JQp81JRnI6W4yDFqwe+yl8uG5d1NI32xQ4+IUwVC3Y5t251XTp6MEB4UDRl6Vy3i/k/oSdaosxpKcMtV7I3lpDgLmMBQFs2gZX4941CaET/o6ha50WGnkptyajhsGM=","X-Forefront-Antispam-Report-Untrusted":"CIP:172.205.89.229; CTRY:IE; LANG:en;\n SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:nebula.arm.com; PTR:InfoDomainNonexistent;\n CAT:NONE;\n SFS:(13230040)(376014)(1800799024)(82310400026)(36860700016)(13003099007)(56012099003)(22082099003)(18002099003);\n DIR:OUT; SFP:1101;","X-Exchange-RoutingPolicyChecked":"\n utQKRJsvCX4312kvTQtwjGfUJGO9k4QBycU+3Xvp1LJ8LvgtDXxieBLXMfyOYKseTMM72lleAzfBiDt1daEwjECeFq8/v3XW5lTL99UnJTX4TsCS/EeZN8CpFqhs76MO5LhT9LvJ6nhdIUcDorTBKvDKwnMZasAJl1vwPq6EQEPIsDLZpvcWWgAF7yvdo3C8ize9BYrq1wU4SI1fzUxi2xAIqpXMPTu4gF5QEMtu8ZrvH7Vut6ghbNnsH9rwFeXSwiZCrEhUTiLx+GAenmDiCKRS7BAeAhUUV6HeHCI4G5c6WOjm/T/CE6dArRhnZj16YYpwptqQdP030LH5xnOhIw==","X-MS-Exchange-Transport-CrossTenantHeadersStamped":["DU0PR08MB8347","AM0PR08MB5524"],"X-MS-Exchange-Transport-CrossTenantHeadersStripped":"\n AM4PEPF00027A67.eurprd04.prod.outlook.com","X-MS-PublicTrafficType":"Email","X-MS-Office365-Filtering-Correlation-Id-Prvs":"\n 456cb384-5e30-48a3-8dfc-08dea6cf0fff","X-Microsoft-Antispam":"BCL:0;\n ARA:13230040|14060799003|1800799024|82310400026|35042699022|376014|36860700016|56012099003|13003099007|18002099003|22082099003;","X-Microsoft-Antispam-Message-Info":"\n DUsn9aS7NgbWbnwTi2wqxWb7zv+IN07l+HuBnXiIyKlGsivRV/h1qrPIh08MOzDGw2buHdzzQe+9O96KV3m16Pcw5CGuaYHpaSiZE8+t4bTGtqcki3zKRpDz7SGFNcanz9qpS48pGHK9FsWrHWX0pD0/cTEkrcweq7VDdj5JamvYL3wllW5eOyXWNbfbtKBAOUIot+M35bQFCvedjPoEmTuL9UcGa6gPOxHlMZI8HevvjHLU8ne7si5W1tas8iVSi+PRb+VaDgLgamvGPvx+HWeVMTvAW1ZrTa/LNQuZkULWhL6CM3MLR8699OIJdG6tbddSyhcTSNSiOyFvVplLl/6orTi8Ks8KtQyMTbirDx/oQioiHkVvH0haqw4rEXA2NF2cr4Jj+jkW7RTtf5UfJHKEaIl8nJH0R18iXwfOwDoOIbtE4SpAQy5HkeihpMdUXRhHoInPxFW4VEAGarbJ20RCv/ZgEZDtdUiDAYpBSdKU1dx18us6gCW41AkFDRg/YqwkOWCzX5yKy0Qmwltk3QY8FL//mH1Xolm5eNVBP316QbXYUNevjx/H6xQrD/XCZL76HRhayc9bQgVS+CTt3S1sWeammrF2tQSPMmBaaF7dpVzk8uCUyvp6kM6ZuRxUWR+S23VmS3DqyKvVYIAwh5ywQwy8IZzb5r2EJBC1OGIcOqe2JUcGuKjOkoHAF637/XkI0qdMhSVQY6ncjP7wcgzmgeDX/N00ycNWPBbgK/c=","X-Forefront-Antispam-Report":"CIP:4.158.2.129; CTRY:GB; LANG:en; SCL:1; SRV:;\n IPV:NLI; SFV:NSPM; H:outbound-uk1.az.dlp.m.darktrace.com;\n PTR:InfoDomainNonexistent; CAT:NONE;\n SFS:(13230040)(14060799003)(1800799024)(82310400026)(35042699022)(376014)(36860700016)(56012099003)(13003099007)(18002099003)(22082099003);\n DIR:OUT; SFP:1101;","X-MS-Exchange-AntiSpam-MessageData-ChunkCount":"1","X-MS-Exchange-AntiSpam-MessageData-0":"\n hOf7cbQp00v2bZWgWMSwbB8LarLZ0L3Mom8O1tO+93OXXPjBl5SwA6Y4qYSV0Tb/qxYx+3jSsmc1ZnCpuVlwNH6WfSG/EBP58639rlU3YDrW4CiXsV/c+h2YndjNsdCxUOej+nZXHrF5MUFGsbIrHsid4qQCmnf2/2o1a9cet8fuKPOoa7yAc/Y8x+K8L3i6P+zavDGY5iS5IS9v9oXNbEGtZOF1vo4Zt6CUwlbEWCa/c+BN1tvkD93j89I+n4BOQdbpgyYnX0scYaqUp2MEd5gGjUYdLpws9KI7Ugf1yzWWHAXXmPOuNkNmuDw7Cq9whPAbX9ghSWWhd97mVOz5oQa1QFCUAkNCiK0fHVk45xe8Xa3kNKzaInSTIXhZxVWj9yMvpjTKNOurJqeHNOXeEhzA1crOi+BOmF745LnemlQAnzrW/p4slRcuuBj2nMH6","X-OriginatorOrg":"arm.com","X-MS-Exchange-CrossTenant-OriginalArrivalTime":"30 Apr 2026 15:43:27.8209 (UTC)","X-MS-Exchange-CrossTenant-Network-Message-Id":"\n b34f74e9-14de-43f3-7fc7-08dea6cf3913","X-MS-Exchange-CrossTenant-Id":"f34e5979-57d9-4aaa-ad4d-b122a662184d","X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp":"\n TenantId=f34e5979-57d9-4aaa-ad4d-b122a662184d; Ip=[4.158.2.129];\n Helo=[outbound-uk1.az.dlp.m.darktrace.com]","X-MS-Exchange-CrossTenant-AuthSource":"\n AM4PEPF00027A67.eurprd04.prod.outlook.com","X-MS-Exchange-CrossTenant-AuthAs":"Anonymous","X-MS-Exchange-CrossTenant-FromEntityHeader":"HybridOnPrem","X-BeenThere":"gcc-patches@gcc.gnu.org","X-Mailman-Version":"2.1.30","Precedence":"list","List-Id":"Gcc-patches mailing list ","List-Unsubscribe":",\n ","List-Archive":"","List-Post":"","List-Help":"","List-Subscribe":",\n ","Errors-To":"gcc-patches-bounces~incoming=patchwork.ozlabs.org@gcc.gnu.org"},"content":"Adds intrinsics for the following conversions:\n- float32_t -> uint64_t\n- float32_t -> int64_t\n- float64_t -> uint32_t\n- float64_t -> int32_t\n\ngcc/ChangeLog:\n\n\t* config/aarch64/aarch64-simd-builtins.def: (lround): Add new\n\tforms for new conversions.\n\t(lroundu): Likewise.\n\t(lceil): Likewise.\n\t(lceilu): Likewise.\n\t(lfloor): Likewise.\n\t(lflooru): Likewise.\n\t(lfrintn): Likewise.\n\t(lfrintnu): Likewise.\n\t* config/aarch64/arm_neon.h (vcvtd_s32_f64): New intrinsic.\n\t(vcvtd_s32_f64): Likewise.\n\t(vcvtd_u32_f64): Likewise.\n\t(vcvts_s64_f32): Likewise.\n\t(vcvts_u64_f32): Likewise.\n\t(vcvtad_s32_f64): Likewise.\n\t(vcvtad_u32_f64): Likewise.\n\t(vcvtas_s64_f32): Likewise.\n\t(vcvtas_u64_f32): Likewise.\n\t(vcvtmd_s32_f64): Likewise.\n\t(vcvtmd_u32_f64): Likewise.\n\t(vcvtms_s64_f32): Likewise.\n\t(vcvtms_u64_f32): Likewise.\n\t(vcvtnd_s32_f64): Likewise.\n\t(vcvtnd_u32_f64): Likewise.\n\t(vcvtns_s64_f32): Likewise.\n\t(vcvtns_u64_f32): Likewise.\n\t(vcvtpd_s32_f64): Likewise.\n\t(vcvtpd_u32_f64): Likewise.\n\t(vcvtps_s64_f32): Likewise.\n\t(vcvtps_u64_f32): Likewise.\n\ngcc/testsuite/ChangeLog:\n\n\t* gcc.target/aarch64/acle/fcvt_intrinsics.c: New test.\n---\n gcc/config/aarch64/aarch64-simd-builtins.def | 16 ++\n gcc/config/aarch64/arm_neon.h | 139 +++++++++++++++\n .../gcc.target/aarch64/acle/fcvt_intrinsics.c | 166 ++++++++++++++++++\n 3 files changed, 321 insertions(+)\n create mode 100644 gcc/testsuite/gcc.target/aarch64/acle/fcvt_intrinsics.c","diff":"diff --git a/gcc/config/aarch64/aarch64-simd-builtins.def b/gcc/config/aarch64/aarch64-simd-builtins.def\nindex 8677df3f488..1b09191a0c0 100644\n--- a/gcc/config/aarch64/aarch64-simd-builtins.def\n+++ b/gcc/config/aarch64/aarch64-simd-builtins.def\n@@ -577,6 +577,8 @@\n /* Implemented by l2. */\n BUILTIN_GPI_I16 (UNOP, lroundhf, 2, FP)\n VAR1 (UNOP, lroundsf, 2, FP, si)\n+ VAR1 (UNOP, lroundsf, 2, FP, di)\n+ VAR1 (UNOP, lrounddf, 2, FP, si)\n VAR1 (UNOP, lrounddf, 2, FP, di)\n \n VAR1 (UNOPUS, lrounduv4hf, 2, FP, v4hi)\n@@ -586,6 +588,8 @@\n VAR1 (UNOPUS, lrounduv2df, 2, FP, v2di)\n BUILTIN_GPI_I16 (UNOPUS, lrounduhf, 2, FP)\n VAR1 (UNOPUS, lroundusf, 2, FP, si)\n+ VAR1 (UNOPUS, lroundusf, 2, FP, di)\n+ VAR1 (UNOPUS, lroundudf, 2, FP, si)\n VAR1 (UNOPUS, lroundudf, 2, FP, di)\n \n VAR1 (UNOP, lceilv4hf, 2, FP, v4hi)\n@@ -594,6 +598,8 @@\n VAR1 (UNOP, lceilv4sf, 2, FP, v4si)\n VAR1 (UNOP, lceilv2df, 2, FP, v2di)\n BUILTIN_GPI_I16 (UNOP, lceilhf, 2, FP)\n+ VAR1 (UNOP, lceilsf, 2, FP, di)\n+ VAR1 (UNOP, lceildf, 2, FP, si)\n \n VAR1 (UNOPUS, lceiluv4hf, 2, FP, v4hi)\n VAR1 (UNOPUS, lceiluv8hf, 2, FP, v8hi)\n@@ -602,6 +608,8 @@\n VAR1 (UNOPUS, lceiluv2df, 2, FP, v2di)\n BUILTIN_GPI_I16 (UNOPUS, lceiluhf, 2, FP)\n VAR1 (UNOPUS, lceilusf, 2, FP, si)\n+ VAR1 (UNOPUS, lceilusf, 2, FP, di)\n+ VAR1 (UNOPUS, lceiludf, 2, FP, si)\n VAR1 (UNOPUS, lceiludf, 2, FP, di)\n \n VAR1 (UNOP, lfloorv4hf, 2, FP, v4hi)\n@@ -610,6 +618,8 @@\n VAR1 (UNOP, lfloorv4sf, 2, FP, v4si)\n VAR1 (UNOP, lfloorv2df, 2, FP, v2di)\n BUILTIN_GPI_I16 (UNOP, lfloorhf, 2, FP)\n+ VAR1 (UNOP, lfloorsf, 2, FP, di)\n+ VAR1 (UNOP, lfloordf, 2, FP, si)\n \n VAR1 (UNOPUS, lflooruv4hf, 2, FP, v4hi)\n VAR1 (UNOPUS, lflooruv8hf, 2, FP, v8hi)\n@@ -618,6 +628,8 @@\n VAR1 (UNOPUS, lflooruv2df, 2, FP, v2di)\n BUILTIN_GPI_I16 (UNOPUS, lflooruhf, 2, FP)\n VAR1 (UNOPUS, lfloorusf, 2, FP, si)\n+ VAR1 (UNOPUS, lfloorusf, 2, FP, di)\n+ VAR1 (UNOPUS, lfloorudf, 2, FP, si)\n VAR1 (UNOPUS, lfloorudf, 2, FP, di)\n \n VAR1 (UNOP, lfrintnv4hf, 2, FP, v4hi)\n@@ -627,6 +639,8 @@\n VAR1 (UNOP, lfrintnv2df, 2, FP, v2di)\n BUILTIN_GPI_I16 (UNOP, lfrintnhf, 2, FP)\n VAR1 (UNOP, lfrintnsf, 2, FP, si)\n+ VAR1 (UNOP, lfrintnsf, 2, FP, di)\n+ VAR1 (UNOP, lfrintndf, 2, FP, si)\n VAR1 (UNOP, lfrintndf, 2, FP, di)\n \n VAR1 (UNOPUS, lfrintnuv4hf, 2, FP, v4hi)\n@@ -636,6 +650,8 @@\n VAR1 (UNOPUS, lfrintnuv2df, 2, FP, v2di)\n BUILTIN_GPI_I16 (UNOPUS, lfrintnuhf, 2, FP)\n VAR1 (UNOPUS, lfrintnusf, 2, FP, si)\n+ VAR1 (UNOPUS, lfrintnusf, 2, FP, di)\n+ VAR1 (UNOPUS, lfrintnudf, 2, FP, si)\n VAR1 (UNOPUS, lfrintnudf, 2, FP, di)\n \n /* Implemented by 2. */\ndiff --git a/gcc/config/aarch64/arm_neon.h b/gcc/config/aarch64/arm_neon.h\nindex 82cf94b5173..883d5c31591 100644\n--- a/gcc/config/aarch64/arm_neon.h\n+++ b/gcc/config/aarch64/arm_neon.h\n@@ -10033,6 +10033,13 @@ vcvtd_s64_f64 (float64_t __a)\n return (int64_t) __a;\n }\n \n+__extension__ extern __inline int32_t\n+__attribute__ ((__always_inline__, __gnu_inline__, __artificial__))\n+vcvtd_s32_f64 (float64_t __a)\n+{\n+ return (int32_t) __a;\n+}\n+\n __extension__ extern __inline uint64_t\n __attribute__ ((__always_inline__, __gnu_inline__, __artificial__))\n vcvtd_u64_f64 (float64_t __a)\n@@ -10040,6 +10047,13 @@ vcvtd_u64_f64 (float64_t __a)\n return (uint64_t) __a;\n }\n \n+__extension__ extern __inline uint32_t\n+__attribute__ ((__always_inline__, __gnu_inline__, __artificial__))\n+vcvtd_u32_f64 (float64_t __a)\n+{\n+ return (uint32_t) __a;\n+}\n+\n __extension__ extern __inline int32_t\n __attribute__ ((__always_inline__, __gnu_inline__, __artificial__))\n vcvts_s32_f32 (float32_t __a)\n@@ -10047,6 +10061,13 @@ vcvts_s32_f32 (float32_t __a)\n return (int32_t) __a;\n }\n \n+__extension__ extern __inline int64_t\n+__attribute__ ((__always_inline__, __gnu_inline__, __artificial__))\n+vcvts_s64_f32 (float32_t __a)\n+{\n+ return (int64_t) __a;\n+}\n+\n __extension__ extern __inline uint32_t\n __attribute__ ((__always_inline__, __gnu_inline__, __artificial__))\n vcvts_u32_f32 (float32_t __a)\n@@ -10054,6 +10075,13 @@ vcvts_u32_f32 (float32_t __a)\n return (uint32_t) __a;\n }\n \n+__extension__ extern __inline uint64_t\n+__attribute__ ((__always_inline__, __gnu_inline__, __artificial__))\n+vcvts_u64_f32 (float32_t __a)\n+{\n+ return (uint64_t) __a;\n+}\n+\n __extension__ extern __inline int32x2_t\n __attribute__ ((__always_inline__, __gnu_inline__, __artificial__))\n vcvt_s32_f32 (float32x2_t __a)\n@@ -10119,6 +10147,13 @@ vcvtad_s64_f64 (float64_t __a)\n return __builtin_aarch64_lrounddfdi (__a);\n }\n \n+__extension__ extern __inline int32_t\n+__attribute__ ((__always_inline__, __gnu_inline__, __artificial__))\n+vcvtad_s32_f64 (float64_t __a)\n+{\n+ return __builtin_aarch64_lrounddfsi (__a);\n+}\n+\n __extension__ extern __inline uint64_t\n __attribute__ ((__always_inline__, __gnu_inline__, __artificial__))\n vcvtad_u64_f64 (float64_t __a)\n@@ -10126,6 +10161,13 @@ vcvtad_u64_f64 (float64_t __a)\n return __builtin_aarch64_lroundudfdi_us (__a);\n }\n \n+__extension__ extern __inline uint32_t\n+__attribute__ ((__always_inline__, __gnu_inline__, __artificial__))\n+vcvtad_u32_f64 (float64_t __a)\n+{\n+ return __builtin_aarch64_lroundudfsi_us (__a);\n+}\n+\n __extension__ extern __inline int32_t\n __attribute__ ((__always_inline__, __gnu_inline__, __artificial__))\n vcvtas_s32_f32 (float32_t __a)\n@@ -10133,6 +10175,13 @@ vcvtas_s32_f32 (float32_t __a)\n return __builtin_aarch64_lroundsfsi (__a);\n }\n \n+__extension__ extern __inline int64_t\n+__attribute__ ((__always_inline__, __gnu_inline__, __artificial__))\n+vcvtas_s64_f32 (float32_t __a)\n+{\n+ return __builtin_aarch64_lroundsfdi (__a);\n+}\n+\n __extension__ extern __inline uint32_t\n __attribute__ ((__always_inline__, __gnu_inline__, __artificial__))\n vcvtas_u32_f32 (float32_t __a)\n@@ -10140,6 +10189,13 @@ vcvtas_u32_f32 (float32_t __a)\n return __builtin_aarch64_lroundusfsi_us (__a);\n }\n \n+__extension__ extern __inline uint64_t\n+__attribute__ ((__always_inline__, __gnu_inline__, __artificial__))\n+vcvtas_u64_f32 (float32_t __a)\n+{\n+ return __builtin_aarch64_lroundusfdi_us (__a);\n+}\n+\n __extension__ extern __inline int32x2_t\n __attribute__ ((__always_inline__, __gnu_inline__, __artificial__))\n vcvta_s32_f32 (float32x2_t __a)\n@@ -10205,6 +10261,13 @@ vcvtmd_s64_f64 (float64_t __a)\n return __builtin_llfloor (__a);\n }\n \n+__extension__ extern __inline int32_t\n+__attribute__ ((__always_inline__, __gnu_inline__, __artificial__))\n+vcvtmd_s32_f64 (float64_t __a)\n+{\n+ return __builtin_aarch64_lfloordfsi (__a);\n+}\n+\n __extension__ extern __inline uint64_t\n __attribute__ ((__always_inline__, __gnu_inline__, __artificial__))\n vcvtmd_u64_f64 (float64_t __a)\n@@ -10212,6 +10275,13 @@ vcvtmd_u64_f64 (float64_t __a)\n return __builtin_aarch64_lfloorudfdi_us (__a);\n }\n \n+__extension__ extern __inline uint32_t\n+__attribute__ ((__always_inline__, __gnu_inline__, __artificial__))\n+vcvtmd_u32_f64 (float64_t __a)\n+{\n+ return __builtin_aarch64_lfloorudfsi_us (__a);\n+}\n+\n __extension__ extern __inline int32_t\n __attribute__ ((__always_inline__, __gnu_inline__, __artificial__))\n vcvtms_s32_f32 (float32_t __a)\n@@ -10219,6 +10289,13 @@ vcvtms_s32_f32 (float32_t __a)\n return __builtin_ifloorf (__a);\n }\n \n+__extension__ extern __inline int64_t\n+__attribute__ ((__always_inline__, __gnu_inline__, __artificial__))\n+vcvtms_s64_f32 (float32_t __a)\n+{\n+ return __builtin_aarch64_lfloorsfdi (__a);\n+}\n+\n __extension__ extern __inline uint32_t\n __attribute__ ((__always_inline__, __gnu_inline__, __artificial__))\n vcvtms_u32_f32 (float32_t __a)\n@@ -10226,6 +10303,13 @@ vcvtms_u32_f32 (float32_t __a)\n return __builtin_aarch64_lfloorusfsi_us (__a);\n }\n \n+__extension__ extern __inline uint64_t\n+__attribute__ ((__always_inline__, __gnu_inline__, __artificial__))\n+vcvtms_u64_f32 (float32_t __a)\n+{\n+ return __builtin_aarch64_lfloorusfdi_us (__a);\n+}\n+\n __extension__ extern __inline int32x2_t\n __attribute__ ((__always_inline__, __gnu_inline__, __artificial__))\n vcvtm_s32_f32 (float32x2_t __a)\n@@ -10291,6 +10375,13 @@ vcvtnd_s64_f64 (float64_t __a)\n return __builtin_aarch64_lfrintndfdi (__a);\n }\n \n+__extension__ extern __inline int64_t\n+__attribute__ ((__always_inline__, __gnu_inline__, __artificial__))\n+vcvtnd_s32_f64 (float64_t __a)\n+{\n+ return __builtin_aarch64_lfrintndfsi (__a);\n+}\n+\n __extension__ extern __inline uint64_t\n __attribute__ ((__always_inline__, __gnu_inline__, __artificial__))\n vcvtnd_u64_f64 (float64_t __a)\n@@ -10298,6 +10389,13 @@ vcvtnd_u64_f64 (float64_t __a)\n return __builtin_aarch64_lfrintnudfdi_us (__a);\n }\n \n+__extension__ extern __inline uint32_t\n+__attribute__ ((__always_inline__, __gnu_inline__, __artificial__))\n+vcvtnd_u32_f64 (float64_t __a)\n+{\n+ return __builtin_aarch64_lfrintnudfsi_us (__a);\n+}\n+\n __extension__ extern __inline int32_t\n __attribute__ ((__always_inline__, __gnu_inline__, __artificial__))\n vcvtns_s32_f32 (float32_t __a)\n@@ -10305,12 +10403,25 @@ vcvtns_s32_f32 (float32_t __a)\n return __builtin_aarch64_lfrintnsfsi (__a);\n }\n \n+__extension__ extern __inline int64_t\n+__attribute__ ((__always_inline__, __gnu_inline__, __artificial__))\n+vcvtns_s64_f32 (float32_t __a)\n+{\n+ return __builtin_aarch64_lfrintnsfdi (__a);\n+}\n+\n __extension__ extern __inline uint32_t\n __attribute__ ((__always_inline__, __gnu_inline__, __artificial__))\n vcvtns_u32_f32 (float32_t __a)\n {\n return __builtin_aarch64_lfrintnusfsi_us (__a);\n }\n+__extension__ extern __inline uint64_t\n+__attribute__ ((__always_inline__, __gnu_inline__, __artificial__))\n+vcvtns_u64_f32 (float32_t __a)\n+{\n+ return __builtin_aarch64_lfrintnusfdi_us (__a);\n+}\n \n __extension__ extern __inline int32x2_t\n __attribute__ ((__always_inline__, __gnu_inline__, __artificial__))\n@@ -10377,6 +10488,13 @@ vcvtpd_s64_f64 (float64_t __a)\n return __builtin_llceil (__a);\n }\n \n+__extension__ extern __inline int32_t\n+__attribute__ ((__always_inline__, __gnu_inline__, __artificial__))\n+vcvtpd_s32_f64 (float64_t __a)\n+{\n+ return __builtin_aarch64_lceildfsi (__a);\n+}\n+\n __extension__ extern __inline uint64_t\n __attribute__ ((__always_inline__, __gnu_inline__, __artificial__))\n vcvtpd_u64_f64 (float64_t __a)\n@@ -10384,6 +10502,13 @@ vcvtpd_u64_f64 (float64_t __a)\n return __builtin_aarch64_lceiludfdi_us (__a);\n }\n \n+__extension__ extern __inline uint32_t\n+__attribute__ ((__always_inline__, __gnu_inline__, __artificial__))\n+vcvtpd_u32_f64 (float64_t __a)\n+{\n+ return __builtin_aarch64_lceiludfsi_us (__a);\n+}\n+\n __extension__ extern __inline int32_t\n __attribute__ ((__always_inline__, __gnu_inline__, __artificial__))\n vcvtps_s32_f32 (float32_t __a)\n@@ -10391,6 +10516,13 @@ vcvtps_s32_f32 (float32_t __a)\n return __builtin_iceilf (__a);\n }\n \n+__extension__ extern __inline int64_t\n+__attribute__ ((__always_inline__, __gnu_inline__, __artificial__))\n+vcvtps_s64_f32 (float32_t __a)\n+{\n+ return __builtin_aarch64_lceilsfdi (__a);\n+}\n+\n __extension__ extern __inline uint32_t\n __attribute__ ((__always_inline__, __gnu_inline__, __artificial__))\n vcvtps_u32_f32 (float32_t __a)\n@@ -10398,6 +10530,13 @@ vcvtps_u32_f32 (float32_t __a)\n return __builtin_aarch64_lceilusfsi_us (__a);\n }\n \n+__extension__ extern __inline uint64_t\n+__attribute__ ((__always_inline__, __gnu_inline__, __artificial__))\n+vcvtps_u64_f32 (float32_t __a)\n+{\n+ return __builtin_aarch64_lceilusfdi_us (__a);\n+}\n+\n __extension__ extern __inline int32x2_t\n __attribute__ ((__always_inline__, __gnu_inline__, __artificial__))\n vcvtp_s32_f32 (float32x2_t __a)\ndiff --git a/gcc/testsuite/gcc.target/aarch64/acle/fcvt_intrinsics.c b/gcc/testsuite/gcc.target/aarch64/acle/fcvt_intrinsics.c\nnew file mode 100644\nindex 00000000000..ff81d340f35\n--- /dev/null\n+++ b/gcc/testsuite/gcc.target/aarch64/acle/fcvt_intrinsics.c\n@@ -0,0 +1,166 @@\n+/* { dg-do compile } */\n+/* { dg-final { check-function-bodies \"**\" \"\" \"\" } } */\n+\n+#include \n+#include \n+\n+#define CONVERT_INTRINSIC(T_FROM, T_TO, INTRINSIC) \\\n+ void convert_##INTRINSIC (T_FROM *from, T_TO *to) \\\n+ { \\\n+ T_FROM from_val = *from; \\\n+ T_TO to_val = INTRINSIC (from_val); \\\n+ *to = to_val; \\\n+ }\n+\n+CONVERT_INTRINSIC (float32_t, int64_t, vcvts_s64_f32)\n+/*\n+** convert_vcvts_s64_f32:\n+**...\n+**\tfcvtzs\tx[0-9]+, s[0-9]+\n+**...\n+*/\n+\n+CONVERT_INTRINSIC (float32_t, uint64_t, vcvts_u64_f32)\n+/*\n+** convert_vcvts_u64_f32:\n+**...\n+**\tfcvtzu\tx[0-9]+, s[0-9]+\n+**...\n+*/\n+\n+CONVERT_INTRINSIC (float32_t, int64_t, vcvtns_s64_f32)\n+/*\n+** convert_vcvtns_s64_f32:\n+**...\n+**\tfcvtns\tx[0-9]+, s[0-9]+\n+**...\n+*/\n+\n+CONVERT_INTRINSIC (float32_t, uint64_t, vcvtns_u64_f32)\n+/*\n+** convert_vcvtns_u64_f32:\n+**...\n+**\tfcvtnu\tx[0-9]+, s[0-9]+\n+**...\n+*/\n+\n+CONVERT_INTRINSIC (float32_t, int64_t, vcvtms_s64_f32)\n+/*\n+** convert_vcvtms_s64_f32:\n+**...\n+**\tfcvtms\tx[0-9]+, s[0-9]+\n+**...\n+*/\n+\n+CONVERT_INTRINSIC (float32_t, uint64_t, vcvtms_u64_f32)\n+/*\n+** convert_vcvtms_u64_f32:\n+**...\n+**\tfcvtmu\tx[0-9]+, s[0-9]+\n+**...\n+*/\n+\n+CONVERT_INTRINSIC (float32_t, int64_t, vcvtps_s64_f32)\n+/*\n+** convert_vcvtps_s64_f32:\n+**...\n+**\tfcvtps\tx[0-9]+, s[0-9]+\n+**...\n+*/\n+\n+CONVERT_INTRINSIC (float32_t, uint64_t, vcvtps_u64_f32)\n+/*\n+** convert_vcvtps_u64_f32:\n+**...\n+**\tfcvtpu\tx[0-9]+, s[0-9]+\n+**...\n+*/\n+\n+CONVERT_INTRINSIC (float32_t, int64_t, vcvtas_s64_f32)\n+/*\n+** convert_vcvtas_s64_f32:\n+**...\n+**\tfcvtas\tx[0-9]+, s[0-9]+\n+**...\n+*/\n+\n+CONVERT_INTRINSIC (float32_t, uint64_t, vcvtas_u64_f32)\n+/*\n+** convert_vcvtas_u64_f32:\n+**...\n+**\tfcvtau\tx[0-9]+, s[0-9]+\n+**...\n+*/\n+\n+CONVERT_INTRINSIC (float64_t, int32_t, vcvtd_s32_f64)\n+/*\n+** convert_vcvtd_s32_f64:\n+**...\n+**\tfcvtzs\tw[0-9]+, d[0-9]+\n+**...\n+*/\n+\n+CONVERT_INTRINSIC (float64_t, uint32_t, vcvtd_u32_f64)\n+/*\n+** convert_vcvtd_u32_f64:\n+**...\n+**\tfcvtzu\tw[0-9]+, d[0-9]+\n+**...\n+*/\n+\n+CONVERT_INTRINSIC (float64_t, int32_t, vcvtnd_s32_f64)\n+/*\n+** convert_vcvtnd_s32_f64:\n+**...\n+**\tfcvtns\tw[0-9]+, d[0-9]+\n+**...\n+*/\n+\n+CONVERT_INTRINSIC (float64_t, uint32_t, vcvtnd_u32_f64)\n+/*\n+** convert_vcvtnd_u32_f64:\n+**...\n+**\tfcvtnu\tw[0-9]+, d[0-9]+\n+**...\n+*/\n+\n+CONVERT_INTRINSIC (float64_t, int32_t, vcvtmd_s32_f64)\n+/*\n+** convert_vcvtmd_s32_f64:\n+**...\n+**\tfcvtms\tw[0-9]+, d[0-9]+\n+**...\n+*/\n+\n+CONVERT_INTRINSIC (float64_t, uint32_t, vcvtmd_u32_f64)\n+/*\n+** convert_vcvtmd_u32_f64:\n+**...\n+**\tfcvtmu\tw[0-9]+, d[0-9]+\n+**...\n+*/\n+\n+CONVERT_INTRINSIC (float64_t, int32_t, vcvtpd_s32_f64)\n+/*\n+** convert_vcvtpd_s32_f64:\n+**...\n+**\tfcvtps\tw[0-9]+, d[0-9]+\n+**...\n+*/\n+\n+CONVERT_INTRINSIC (float64_t, uint32_t, vcvtpd_u32_f64)\n+/*\n+** convert_vcvtpd_u32_f64:\n+**...\n+**\tfcvtpu\tw[0-9]+, d[0-9]+\n+**...\n+*/\n+\n+CONVERT_INTRINSIC (float64_t, int32_t, vcvtad_s32_f64)\n+/*\n+** convert_vcvtad_s32_f64:\n+**...\n+**\tfcvtas\tw[0-9]+, d[0-9]+\n+**...\n+*/\n+\n","prefixes":["1/2"]}