{"id":2230764,"url":"http://patchwork.ozlabs.org/api/patches/2230764/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-5-richard.henderson@linaro.org/","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"msgid":"<20260430002046.59739-5-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-30T00:20:03","name":"[v3,04/47] target/arm: Implement FEAT_FAMINMAX for SVE","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"bbbf0f9c1511fd920eebb8bcb990f1b360e2dda0","submitter":{"id":72104,"url":"http://patchwork.ozlabs.org/api/people/72104/?format=json","name":"Richard Henderson","email":"richard.henderson@linaro.org"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-5-richard.henderson@linaro.org/mbox/","series":[{"id":502175,"url":"http://patchwork.ozlabs.org/api/series/502175/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/list/?series=502175","date":"2026-04-30T00:20:06","name":"target/arm: Implement FEAT_FP8","version":3,"mbox":"http://patchwork.ozlabs.org/series/502175/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2230764/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2230764/checks/","tags":{},"related":[],"headers":{"Return-Path":"","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=linaro.org header.i=@linaro.org header.a=rsa-sha256\n header.s=google header.b=MSZIPpoe;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)"],"Received":["from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g5Zlh5gX2z1yHv\n\tfor ; Thu, 30 Apr 2026 10:28:32 +1000 (AEST)","from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from )\n\tid 1wIF9O-0006KX-Er; Wed, 29 Apr 2026 20:21:06 -0400","from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from )\n id 1wIF9M-0006Jx-KN\n for qemu-devel@nongnu.org; Wed, 29 Apr 2026 20:21:04 -0400","from mail-pf1-x430.google.com ([2607:f8b0:4864:20::430])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from )\n id 1wIF9K-000696-SR\n for qemu-devel@nongnu.org; Wed, 29 Apr 2026 20:21:04 -0400","by mail-pf1-x430.google.com with SMTP id\n d2e1a72fcca58-82f8bf96b46so152261b3a.2\n for ; Wed, 29 Apr 2026 17:21:02 -0700 (PDT)","from stoup.. ([180.233.125.15]) by smtp.gmail.com with ESMTPSA id\n d2e1a72fcca58-834ed5cd3b8sm3461727b3a.16.2026.04.29.17.20.59\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Wed, 29 Apr 2026 17:21:00 -0700 (PDT)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=linaro.org; s=google; t=1777508461; x=1778113261; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=wllAHlGwaIQlP9pI20eE0rr4YhNHleMV0TuJBC6g7Wc=;\n b=MSZIPpoeJqKhlmVoB3q5RG5D7LXMGQkpIkVn1ywtaIV+jFaVwNUhuxMUllNx369sij\n 3d4XNcgssaVKxuArHgH2AuxTrBb02pEZH6yZ+6PGXJLn96Q2PkxnSWYtvm8JX+PNlrXz\n r87nBV2uYKz5dY0+2qMhWIB3nWpqi+K2FX/w9arPHabRtnaY5Z75WLcLncns25fPEHl5\n GEhVC50K2Mt49q1DhMB1iiwnHb9H5DMOSN3a/gMH51K+3dultWMJfySfACFX2/g5ny+t\n GZvHbtcbc9JKcwWl7pCAIpjNp0q6F0bBvzNpYs2QbVyPWAmjxSGWVBPCw7LTHm0xJZ4s\n S0xg==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1777508461; x=1778113261;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=wllAHlGwaIQlP9pI20eE0rr4YhNHleMV0TuJBC6g7Wc=;\n b=PmmsKZ4JZT3qKIneNnvgYsmtyP0aVuK47gmMCONbi5NFEZGMls1kDJJmg2fzECzfFS\n b2OE91OH+VJJ41Y9iptA8ElpO43E29+vxgOx/PdwTLty17Eyrvt7lPl+giWMKo4knWBN\n Bfe5VVboZY8ePq3hDDK+f+h1sJMy6dNVBoSqNXhQXKg9cunreH2CIlVnbLfywlFrXojr\n LfV0nf63KSpXq/SXGu8AMljd0ublyaf2IqsZ/rWlfWqiLt6Y9OSC+s1biCnhBbmdiom7\n 4RN4gpRXttVrMu3OpO8M6dZTqg75WsCHHoaiygaaxRND9/Qzx3wG96goSYAzFcMvwWoT\n fJNQ==","X-Gm-Message-State":"AOJu0Yzo74eqhWMSmkiPkVcbb1d34LRwoJhQyNzrUx7zhjZHlqiPT/mK\n aUtIDEGeWTXFw6PdOLgxTpOk+olpS7ZCDO5rx7lZZEwTRtbCrFvgVBIBB3qJsZ/N/T+6X74U6YA\n 07WENL/I=","X-Gm-Gg":"AeBDievQZaHJEQpW3c0twbFNx7CiFf1TwHuN0H5l5LpEpGteYng0ZE77/bbXi8vVEtG\n e3IgRrc9rcCPlM94jc3Q8ekUEJhODyUzp+Etf57r4iBHwlHnU3BCYLgqM4DW8ZMw6JrMqYBc/5j\n pHLDTzJicIbbuj0Iel8ioprW+aIvKZa7Cm7BJNnyqCXhCt21MUCmLw2pR+456ssaFzmKPlIda0N\n dyKcenYeuqXmPjHhVVi2XFwi61cXMrE94PBuX4DCUwXdPzG4byoQ2zlY794/z1tCI+IM2nxfbJ3\n V8M7ugQrPVCmtcAgE1Qbpt0Kle7LVwyfSwXSimJe0oPZQoStuXGMQPLqdKvZ3Tq31b/lIXwDr7u\n NhtFJmQIeE1GThSn0DNuWf0jBdwfrxQL9jWaCghSS/8Vt0W1Sw1dVGifbTyXQU59NT7mC3EMtSc\n l78tkeAj/7ipMqQ+FGnr2oFcK2XAB0baQen97JVkQ9+80VKx0Y/OM=","X-Received":"by 2002:a05:6a00:391c:b0:82a:6461:6d1e with SMTP id\n d2e1a72fcca58-834fdcc4b03mr751712b3a.46.1777508461244;\n Wed, 29 Apr 2026 17:21:01 -0700 (PDT)","From":"Richard Henderson ","To":"qemu-devel@nongnu.org","Cc":"qemu-arm@nongnu.org","Subject":"[PATCH v3 04/47] target/arm: Implement FEAT_FAMINMAX for SVE","Date":"Thu, 30 Apr 2026 10:20:03 +1000","Message-ID":"<20260430002046.59739-5-richard.henderson@linaro.org>","X-Mailer":"git-send-email 2.43.0","In-Reply-To":"<20260430002046.59739-1-richard.henderson@linaro.org>","References":"<20260430002046.59739-1-richard.henderson@linaro.org>","MIME-Version":"1.0","Content-Transfer-Encoding":"8bit","Received-SPF":"pass client-ip=2607:f8b0:4864:20::430;\n envelope-from=richard.henderson@linaro.org; helo=mail-pf1-x430.google.com","X-Spam_score_int":"-20","X-Spam_score":"-2.1","X-Spam_bar":"--","X-Spam_report":"(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no","X-Spam_action":"no action","X-BeenThere":"qemu-devel@nongnu.org","X-Mailman-Version":"2.1.29","Precedence":"list","List-Id":"qemu development ","List-Unsubscribe":",\n ","List-Archive":"","List-Post":"","List-Help":"","List-Subscribe":",\n ","Errors-To":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org"},"content":"Signed-off-by: Richard Henderson \n---\n target/arm/cpu-features.h | 11 +++++++++++\n target/arm/tcg/helper-sve-defs.h | 14 ++++++++++++++\n target/arm/tcg/sve_helper.c | 8 ++++++++\n target/arm/tcg/translate-sve.c | 2 ++\n target/arm/tcg/sve.decode | 2 ++\n 5 files changed, 37 insertions(+)","diff":"diff --git a/target/arm/cpu-features.h b/target/arm/cpu-features.h\nindex e297bc0a0e..5b1c0cf76d 100644\n--- a/target/arm/cpu-features.h\n+++ b/target/arm/cpu-features.h\n@@ -1554,6 +1554,11 @@ static inline bool isar_feature_aa64_sme_or_sve2(const ARMISARegisters *id)\n return isar_feature_aa64_sme(id) || isar_feature_aa64_sve2(id);\n }\n \n+static inline bool isar_feature_aa64_sme2_or_sve2(const ARMISARegisters *id)\n+{\n+ return isar_feature_aa64_sme2(id) || isar_feature_aa64_sve2(id);\n+}\n+\n static inline bool isar_feature_aa64_sme_or_sve2p1(const ARMISARegisters *id)\n {\n return isar_feature_aa64_sme(id) || isar_feature_aa64_sve2p1(id);\n@@ -1594,6 +1599,12 @@ static inline bool isar_feature_aa64_sve_bf16(const ARMISARegisters *id)\n return isar_feature_aa64_sve(id) && isar_feature_aa64_sme_sve_bf16(id);\n }\n \n+static inline bool\n+isar_feature_aa64_sme2_or_sve2_faminmax(const ARMISARegisters *id)\n+{\n+ return isar_feature_aa64_sme2_or_sve2(id) && isar_feature_aa64_faminmax(id);\n+}\n+\n /*\n * Feature tests for \"does this exist in either 32-bit or 64-bit?\"\n */\ndiff --git a/target/arm/tcg/helper-sve-defs.h b/target/arm/tcg/helper-sve-defs.h\nindex c3541a8ca8..1eebb64a29 100644\n--- a/target/arm/tcg/helper-sve-defs.h\n+++ b/target/arm/tcg/helper-sve-defs.h\n@@ -3166,3 +3166,17 @@ DEF_HELPER_FLAGS_5(sve2p1_st1ss_le_c, TCG_CALL_NO_WG, void, env, ptr, tl, i32, i\n DEF_HELPER_FLAGS_5(sve2p1_st1ss_be_c, TCG_CALL_NO_WG, void, env, ptr, tl, i32, i64)\n DEF_HELPER_FLAGS_5(sve2p1_st1dd_le_c, TCG_CALL_NO_WG, void, env, ptr, tl, i32, i64)\n DEF_HELPER_FLAGS_5(sve2p1_st1dd_be_c, TCG_CALL_NO_WG, void, env, ptr, tl, i32, i64)\n+\n+DEF_HELPER_FLAGS_6(sve2_famax_h, TCG_CALL_NO_RWG,\n+ void, ptr, ptr, ptr, ptr, fpst, i32)\n+DEF_HELPER_FLAGS_6(sve2_famax_s, TCG_CALL_NO_RWG,\n+ void, ptr, ptr, ptr, ptr, fpst, i32)\n+DEF_HELPER_FLAGS_6(sve2_famax_d, TCG_CALL_NO_RWG,\n+ void, ptr, ptr, ptr, ptr, fpst, i32)\n+\n+DEF_HELPER_FLAGS_6(sve2_famin_h, TCG_CALL_NO_RWG,\n+ void, ptr, ptr, ptr, ptr, fpst, i32)\n+DEF_HELPER_FLAGS_6(sve2_famin_s, TCG_CALL_NO_RWG,\n+ void, ptr, ptr, ptr, ptr, fpst, i32)\n+DEF_HELPER_FLAGS_6(sve2_famin_d, TCG_CALL_NO_RWG,\n+ void, ptr, ptr, ptr, ptr, fpst, i32)\ndiff --git a/target/arm/tcg/sve_helper.c b/target/arm/tcg/sve_helper.c\nindex 062d8881bd..9968600f75 100644\n--- a/target/arm/tcg/sve_helper.c\n+++ b/target/arm/tcg/sve_helper.c\n@@ -4742,6 +4742,14 @@ DO_ZPZZ_FP(sve_fmulx_h, uint16_t, H1_2, helper_advsimd_mulxh)\n DO_ZPZZ_FP(sve_fmulx_s, uint32_t, H1_4, helper_vfp_mulxs)\n DO_ZPZZ_FP(sve_fmulx_d, uint64_t, H1_8, helper_vfp_mulxd)\n \n+DO_ZPZZ_FP(sve2_famax_h, uint16_t, H1_2, float16_famax)\n+DO_ZPZZ_FP(sve2_famax_s, uint32_t, H1_4, float32_famax)\n+DO_ZPZZ_FP(sve2_famax_d, uint64_t, H1_8, float64_famax)\n+\n+DO_ZPZZ_FP(sve2_famin_h, uint16_t, H1_2, float16_famin)\n+DO_ZPZZ_FP(sve2_famin_s, uint32_t, H1_4, float32_famin)\n+DO_ZPZZ_FP(sve2_famin_d, uint64_t, H1_8, float64_famin)\n+\n #undef DO_ZPZZ_FP\n \n /* Three-operand expander, with one scalar operand, controlled by\ndiff --git a/target/arm/tcg/translate-sve.c b/target/arm/tcg/translate-sve.c\nindex aa7d72a35e..db32230595 100644\n--- a/target/arm/tcg/translate-sve.c\n+++ b/target/arm/tcg/translate-sve.c\n@@ -4253,6 +4253,8 @@ DO_ZPZZ_AH_FP(FABD, aa64_sme_or_sve, sve_fabd, sve_ah_fabd)\n DO_ZPZZ_FP(FSCALE, aa64_sme_or_sve, sve_fscalbn)\n DO_ZPZZ_FP(FDIV, aa64_sme_or_sve, sve_fdiv)\n DO_ZPZZ_FP(FMULX, aa64_sme_or_sve, sve_fmulx)\n+DO_ZPZZ_FP(FAMAX, aa64_sme2_or_sve2_faminmax, sve2_famax)\n+DO_ZPZZ_FP(FAMIN, aa64_sme2_or_sve2_faminmax, sve2_famin)\n \n typedef void gen_helper_sve_fp2scalar(TCGv_ptr, TCGv_ptr, TCGv_ptr,\n TCGv_i64, TCGv_ptr, TCGv_i32);\ndiff --git a/target/arm/tcg/sve.decode b/target/arm/tcg/sve.decode\nindex ab63cfaa0f..078a085a79 100644\n--- a/target/arm/tcg/sve.decode\n+++ b/target/arm/tcg/sve.decode\n@@ -1130,6 +1130,8 @@ FSCALE 01100101 .. 00 1001 100 ... ..... ..... @rdn_pg_rm\n FMULX 01100101 .. 00 1010 100 ... ..... ..... @rdn_pg_rm\n FDIV 01100101 .. 00 1100 100 ... ..... ..... @rdm_pg_rn # FDIVR\n FDIV 01100101 .. 00 1101 100 ... ..... ..... @rdn_pg_rm\n+FAMAX 01100101 .. 00 1110 100 ... ..... ..... @rdn_pg_rm\n+FAMIN 01100101 .. 00 1111 100 ... ..... ..... @rdn_pg_rm\n \n # SVE floating-point arithmetic with immediate (predicated)\n FADD_zpzi 01100101 .. 011 000 100 ... 0000 . ..... @rdn_i1\n","prefixes":["v3","04/47"]}