{"id":2230753,"url":"http://patchwork.ozlabs.org/api/patches/2230753/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-26-richard.henderson@linaro.org/","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"msgid":"<20260430002046.59739-26-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-30T00:20:24","name":"[v3,25/47] target/arm: Implement F1CVTL, F1CVTL2, F2CVTL, F2CVTL2 for AdvSIMD","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"e9524849b62937eac7e34bc724c12575c717f733","submitter":{"id":72104,"url":"http://patchwork.ozlabs.org/api/people/72104/?format=json","name":"Richard Henderson","email":"richard.henderson@linaro.org"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-26-richard.henderson@linaro.org/mbox/","series":[{"id":502175,"url":"http://patchwork.ozlabs.org/api/series/502175/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/list/?series=502175","date":"2026-04-30T00:20:06","name":"target/arm: Implement FEAT_FP8","version":3,"mbox":"http://patchwork.ozlabs.org/series/502175/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2230753/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2230753/checks/","tags":{},"related":[],"headers":{"Return-Path":"","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=linaro.org header.i=@linaro.org header.a=rsa-sha256\n header.s=google header.b=LHfY87dp;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)"],"Received":["from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g5Zjq3vZtz1yHv\n\tfor ; Thu, 30 Apr 2026 10:26:55 +1000 (AEST)","from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from )\n\tid 1wIFAI-00078j-IO; Wed, 29 Apr 2026 20:22:02 -0400","from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from )\n id 1wIFA7-0006qm-H9\n for qemu-devel@nongnu.org; Wed, 29 Apr 2026 20:21:51 -0400","from mail-pf1-x433.google.com ([2607:f8b0:4864:20::433])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from )\n id 1wIFA5-0006P4-3g\n for qemu-devel@nongnu.org; Wed, 29 Apr 2026 20:21:50 -0400","by mail-pf1-x433.google.com with SMTP id\n d2e1a72fcca58-82748257f5fso1063852b3a.1\n for ; Wed, 29 Apr 2026 17:21:47 -0700 (PDT)","from stoup.. ([180.233.125.15]) by smtp.gmail.com with ESMTPSA id\n d2e1a72fcca58-834ed5cd3b8sm3461727b3a.16.2026.04.29.17.21.45\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Wed, 29 Apr 2026 17:21:46 -0700 (PDT)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=linaro.org; s=google; t=1777508507; x=1778113307; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=iMoYzuRPqODpMRORB+9R841nOiCKW8bvTvK/FcN9j6k=;\n b=LHfY87dpU0jXl4dMPpMQ5zL41/skKnxDwPTwDLiYqINzUKXfSST3vZJH1VpUqpjFe2\n nCApUhjpysLZrKIyk/m4bXy/HnCSDQWkkDHU90RV2LD9Fo1hTeAQJeuZKEvqD6PAWE97\n JBpRz2qLpZHEDjUfkY+GKwne/L7fATdP+OVuCTk75MvCFmMDkar7h8dPjVHwlCTB3sN5\n n/XLo5EMWUWeM8dMM58sec0MjuWEemTKdCQI0fmBBrq3cvqVe3E+jDVloEol4srV63JH\n uj1hxjhjCrWUeJPSnWTDO0gcRfGiUqLQqztbjtFvdqEwjhjLxzS42nzdzeYn/Z16hlty\n D2kg==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1777508507; x=1778113307;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=iMoYzuRPqODpMRORB+9R841nOiCKW8bvTvK/FcN9j6k=;\n b=GqTlpATfRT69zaoWX1SwJ7lU5VmQd3azhkkdDIZLmyEMJnIs36aWa0tf2Y82yyg+Xa\n BYHbGUpGyS9kUZHrU3ZPtj0ejKawt+bnXcWiLbfsePeivs2A9qmK3PMZ3vDx5Eam8EHS\n yoFVzOyn9M/xgjpjZw+W/yxa9hWM10EJyORHWc6KD/G5ubHO1aoBljjinKDZYA35Fgnn\n uWwauERxHbcvnrw3Z6m15UGuvsrqsxCGiPTqRQQpslUVyyVBNcB1edOLLuRvBN71eytB\n T9HM65r1kz2s6770cNQ8FoLkJ2Jxd63q2a7KdzUaNRIKntWXX7AMXKrhGnUYrWebPU8V\n AewQ==","X-Gm-Message-State":"AOJu0YyP4olxYRHUcu0U2mF361th84MdIYamBppuMjr6i1BbtEozNK3O\n JJgU3fbme271xbHvQhM4SXNGSp9+buwm0MQg/+IYr5/rafZ6fEZSozQdJVt17R0Czf23F0IeTea\n otvKopHk=","X-Gm-Gg":"AeBDiesjMSzErVnkIv3PnDgWMQyi0wgf02aTIbbPkcC9AOTjtK1XIo/9ljKwIld7Q/O\n KU2bY4pzA2fid6DNI7JxSSMbETa/XKAPPMpeUMnx5gnzGaOGe9+CDREvwFXKVyZWZe+qJxfhce/\n wqL9GnZ4jfLjAnvjah+LOa3l9R1JdzGg1Lxs/yDtw/L6u7MwYlrwuB7o9jRmBTK/BzZY7wERLEe\n 0bH/yvoRfSDCy6j84jHs82q6Doeh99KPGaOT8kqaZCeWuWT4t4o8iNve143XcCefTCtKzuPsfQe\n vFgh8waQL1tqhm8htGUJOLhD0OkZIafG5qxCYdzHAYyTZzD3jxLwKQsc6kin58MJnymrOqFHqFW\n iUZHM6YcvBK0kjv7Ko2YZs+LZBeRJv+22XShVZTxFFh+lZXn6hJKebYeqiI43Y2ApS7VTBLsMXR\n X8p1Tm/073/XsSFsBPb35zyftuKgfx5/l2kORdJKO3lHqvwtuR7/U=","X-Received":"by 2002:a05:6a00:14ca:b0:82f:51e8:b38e with SMTP id\n d2e1a72fcca58-8350014e5c9mr266346b3a.24.1777508506908;\n Wed, 29 Apr 2026 17:21:46 -0700 (PDT)","From":"Richard Henderson ","To":"qemu-devel@nongnu.org","Cc":"qemu-arm@nongnu.org","Subject":"[PATCH v3 25/47] target/arm: Implement F1CVTL, F1CVTL2, F2CVTL,\n F2CVTL2 for AdvSIMD","Date":"Thu, 30 Apr 2026 10:20:24 +1000","Message-ID":"<20260430002046.59739-26-richard.henderson@linaro.org>","X-Mailer":"git-send-email 2.43.0","In-Reply-To":"<20260430002046.59739-1-richard.henderson@linaro.org>","References":"<20260430002046.59739-1-richard.henderson@linaro.org>","MIME-Version":"1.0","Content-Transfer-Encoding":"8bit","Received-SPF":"pass client-ip=2607:f8b0:4864:20::433;\n envelope-from=richard.henderson@linaro.org; helo=mail-pf1-x433.google.com","X-Spam_score_int":"-20","X-Spam_score":"-2.1","X-Spam_bar":"--","X-Spam_report":"(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no","X-Spam_action":"no action","X-BeenThere":"qemu-devel@nongnu.org","X-Mailman-Version":"2.1.29","Precedence":"list","List-Id":"qemu development ","List-Unsubscribe":",\n ","List-Archive":"","List-Post":"","List-Help":"","List-Subscribe":",\n ","Errors-To":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org"},"content":"Signed-off-by: Richard Henderson \n---\n target/arm/tcg/helper-fp8-defs.h | 2 ++\n target/arm/tcg/fp8_helper.c | 56 ++++++++++++++++++++++++++++++++\n target/arm/tcg/translate-a64.c | 3 ++\n target/arm/tcg/a64.decode | 3 ++\n 4 files changed, 64 insertions(+)","diff":"diff --git a/target/arm/tcg/helper-fp8-defs.h b/target/arm/tcg/helper-fp8-defs.h\nindex 966f83d796..718463422b 100644\n--- a/target/arm/tcg/helper-fp8-defs.h\n+++ b/target/arm/tcg/helper-fp8-defs.h\n@@ -7,3 +7,5 @@ DEF_HELPER_FLAGS_4(advsimd_bfcvtl, TCG_CALL_NO_RWG, void, ptr, ptr, env, i32)\n DEF_HELPER_FLAGS_4(sve2_bfcvt, TCG_CALL_NO_RWG, void, ptr, ptr, env, i32)\n DEF_HELPER_FLAGS_4(sme2_bfcvt_hb, TCG_CALL_NO_RWG, void, ptr, ptr, env, i32)\n DEF_HELPER_FLAGS_4(sme2_bfcvtl_hb, TCG_CALL_NO_RWG, void, ptr, ptr, env, i32)\n+\n+DEF_HELPER_FLAGS_4(advsimd_fcvtl_hb, TCG_CALL_NO_RWG, void, ptr, ptr, env, i32)\ndiff --git a/target/arm/tcg/fp8_helper.c b/target/arm/tcg/fp8_helper.c\nindex 7598871f87..2739cdb343 100644\n--- a/target/arm/tcg/fp8_helper.c\n+++ b/target/arm/tcg/fp8_helper.c\n@@ -92,6 +92,16 @@ static void bfloat16_invalid_input(bfloat16 *d, size_t nelem, float_status *s)\n float_raise(float_flag_invalid | float_flag_invalid_snan, s);\n }\n \n+static void float16_invalid_input(float16 *d, size_t nelem, float_status *s)\n+{\n+ float16 dnan = float16_default_nan(s);\n+\n+ for (size_t i = 0; i < nelem; ++i) {\n+ d[i] = dnan;\n+ }\n+ float_raise(float_flag_invalid | float_flag_invalid_snan, s);\n+}\n+\n static bfloat16 fcvt_fp8e4m3_to_b16(float8_e4m3 x, int scale, float_status *s)\n {\n FloatParts64 p = float8_e4m3_unpack_canonical(x, s);\n@@ -106,6 +116,20 @@ static bfloat16 fcvt_fp8e5m2_to_b16(float8_e5m2 x, int scale, float_status *s)\n return bfloat16_round_pack_canonical(&p, s);\n }\n \n+static float16 fcvt_fp8e4m3_to_f16(float8_e4m3 x, int scale, float_status *s)\n+{\n+ FloatParts64 p = float8_e4m3_unpack_canonical(x, s);\n+ p = parts64_scalbn(&p, scale, s);\n+ return float16_round_pack_canonical(&p, s);\n+}\n+\n+static float16 fcvt_fp8e5m2_to_f16(float8_e5m2 x, int scale, float_status *s)\n+{\n+ FloatParts64 p = float8_e5m2_unpack_canonical(x, s);\n+ p = parts64_scalbn(&p, scale, s);\n+ return float16_round_pack_canonical(&p, s);\n+}\n+\n void HELPER(advsimd_bfcvtl)(void *vd, void *vn, CPUARMState *env, uint32_t desc)\n {\n FP8Context ctx = fp8_src_start(env, desc, 0x3f);\n@@ -137,6 +161,38 @@ void HELPER(advsimd_bfcvtl)(void *vd, void *vn, CPUARMState *env, uint32_t desc)\n clear_tail(vd, 16, simd_maxsz(desc));\n }\n \n+void HELPER(advsimd_fcvtl_hb)(void *vd, void *vn,\n+ CPUARMState *env, uint32_t desc)\n+{\n+ FP8Context ctx = fp8_src_start(env, desc, 0xf);\n+ uint8_t *n = vn, scratch[16];\n+ float16 *d = vd;\n+\n+ if (vd == vn) {\n+ n = memcpy(scratch, vn, 16);\n+ }\n+ n += ctx.high * 8;\n+\n+ switch (ctx.f8fmt) {\n+ case OFP8_E5M2:\n+ for (int i = 0; i < 8; ++i) {\n+ d[H2(i)] = fcvt_fp8e5m2_to_f16(n[H1(i)], ctx.scale, &ctx.stat);\n+ }\n+ break;\n+ case OFP8_E4M3:\n+ for (int i = 0; i < 8; ++i) {\n+ d[H2(i)] = fcvt_fp8e4m3_to_f16(n[H1(i)], ctx.scale, &ctx.stat);\n+ }\n+ break;\n+ default:\n+ float16_invalid_input(d, 8, &ctx.stat);\n+ break;\n+ }\n+\n+ fp8_finish(env, &ctx);\n+ clear_tail(vd, 16, simd_maxsz(desc));\n+}\n+\n void HELPER(sve2_bfcvt)(void *vd, void *vn, CPUARMState *env, uint32_t desc)\n {\n FP8Context ctx = fp8_src_start(env, desc, 0x3f);\ndiff --git a/target/arm/tcg/translate-a64.c b/target/arm/tcg/translate-a64.c\nindex 085e7e3b95..565053a1a4 100644\n--- a/target/arm/tcg/translate-a64.c\n+++ b/target/arm/tcg/translate-a64.c\n@@ -10643,6 +10643,9 @@ static bool do_f8cvt(DisasContext *s, arg_qrr_e *a,\n return true;\n }\n \n+TRANS_FEAT(F1CVTL, aa64_f8cvt, do_f8cvt, a, gen_helper_advsimd_fcvtl_hb, false)\n+TRANS_FEAT(F2CVTL, aa64_f8cvt, do_f8cvt, a, gen_helper_advsimd_fcvtl_hb, true)\n+\n TRANS_FEAT(BF1CVTL, aa64_f8cvt, do_f8cvt, a, gen_helper_advsimd_bfcvtl, false)\n TRANS_FEAT(BF2CVTL, aa64_f8cvt, do_f8cvt, a, gen_helper_advsimd_bfcvtl, true)\n \ndiff --git a/target/arm/tcg/a64.decode b/target/arm/tcg/a64.decode\nindex b7aac148f2..26d31d0a33 100644\n--- a/target/arm/tcg/a64.decode\n+++ b/target/arm/tcg/a64.decode\n@@ -1910,6 +1910,9 @@ URSQRTE_v 0.10 1110 101 00001 11001 0 ..... ..... @qrr_s\n \n FCVTL_v 0.00 1110 0.1 00001 01111 0 ..... ..... @qrr_sd\n \n+F1CVTL 0.10 1110 001 00001 01111 0 ..... ..... @qrr_h\n+F2CVTL 0.10 1110 011 00001 01111 0 ..... ..... @qrr_h\n+\n BF1CVTL 0.10 1110 101 00001 01111 0 ..... ..... @qrr_h\n BF2CVTL 0.10 1110 111 00001 01111 0 ..... ..... @qrr_h\n \n","prefixes":["v3","25/47"]}