{"id":2230724,"url":"http://patchwork.ozlabs.org/api/patches/2230724/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-7-richard.henderson@linaro.org/","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"msgid":"<20260430002046.59739-7-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-30T00:20:05","name":"[v3,06/47] target/arm: Update SCR bits for Arm ARM M.a.a","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"80331f9d419d469f9b0646915f2742197f0c0380","submitter":{"id":72104,"url":"http://patchwork.ozlabs.org/api/people/72104/?format=json","name":"Richard Henderson","email":"richard.henderson@linaro.org"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260430002046.59739-7-richard.henderson@linaro.org/mbox/","series":[{"id":502175,"url":"http://patchwork.ozlabs.org/api/series/502175/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/list/?series=502175","date":"2026-04-30T00:20:06","name":"target/arm: Implement FEAT_FP8","version":3,"mbox":"http://patchwork.ozlabs.org/series/502175/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2230724/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2230724/checks/","tags":{},"related":[],"headers":{"Return-Path":"<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=linaro.org header.i=@linaro.org header.a=rsa-sha256\n header.s=google header.b=enrx8kAh;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)"],"Received":["from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g5Zd86dHZz1yHZ\n\tfor <incoming@patchwork.ozlabs.org>; Thu, 30 Apr 2026 10:22:52 +1000 (AEST)","from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1wIF9S-0006Mn-Sf; Wed, 29 Apr 2026 20:21:10 -0400","from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <richard.henderson@linaro.org>)\n id 1wIF9Q-0006Ld-Pi\n for qemu-devel@nongnu.org; Wed, 29 Apr 2026 20:21:08 -0400","from mail-pf1-x433.google.com ([2607:f8b0:4864:20::433])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from <richard.henderson@linaro.org>)\n id 1wIF9P-0006BQ-2i\n for qemu-devel@nongnu.org; Wed, 29 Apr 2026 20:21:08 -0400","by mail-pf1-x433.google.com with SMTP id\n d2e1a72fcca58-827270d50d4so333706b3a.3\n for <qemu-devel@nongnu.org>; Wed, 29 Apr 2026 17:21:06 -0700 (PDT)","from stoup.. ([180.233.125.15]) by smtp.gmail.com with ESMTPSA id\n d2e1a72fcca58-834ed5cd3b8sm3461727b3a.16.2026.04.29.17.21.03\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Wed, 29 Apr 2026 17:21:05 -0700 (PDT)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=linaro.org; s=google; t=1777508466; x=1778113266; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=2/G6a8pFSVWZ7UbYRPC/FgRTYLt4qcDCTU3OgJbrV8A=;\n b=enrx8kAhVmRqf8pWcKAJYDl/cOTrNzGHS6xl0qMqmJ6uoRi7lUr1ldfYfVsxdlEDee\n NE90bkSQ19wjeNu33AmoiM3iH2VC2MJFvl3zsf5Sqe+GErowxuA2TNSglGByJ9ohFqAo\n 7T9EtUasBpkc90FRKPgMXG1vQt4+oATeYNiwCn5/8c+QNZBUv2PzYUXj4+nvyjbKGVWP\n +tsTeRDhqQjocGECTzba16d8MUckvo4pMq8C7ThzLmFHFC6M6R06tH1uwp1PGnwFKdtn\n Vhni5GAFOLrhH85868ZgdciTeYNfMpP59cYtDrMoCqiu4/mOQ6rRWoik95dIvzynvaT6\n pACA==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1777508466; x=1778113266;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=2/G6a8pFSVWZ7UbYRPC/FgRTYLt4qcDCTU3OgJbrV8A=;\n b=gZ78AHUWXfdFCHqSntY4DCAwPT6m+6OQgFwyzEkfN/XkItrFV9+1TQG+pY0RVgzLMK\n 4zSy3Q7cU/L61egYWeM7cCIXsBfswK1bfh5OT27d5fj51qeIg5N/uHo71OPJWK0vBXgL\n 0rdMXBQNMd+IyOF0WxTjLW012ob1Kf4nmk2K9uBM3QujdgMU48ysJcCxT7NrxabkSZf9\n GpnTe9Bb5X/0N12KB9FRe2YfjH6w7KRkReI5FJy53ieLA98OK1YvYDSkGbzQHJDtm/zR\n 967Dn3Dl394Li9zDxs4x1R+S+QNtkYgz8LpIU5x4JgrQaW9r1hFVjL292MvMxVJpQR+e\n vjRg==","X-Gm-Message-State":"AOJu0Yzy93fM7hXjCnXr4h1rcO/U6oMS6rnEQfF30b23I37MHSh/ICL3\n OsaB6sIQhnwCjLTu3djGeVFOopSp+H9FES8RCKgV1nx/hzGNo/QgkYgaAAAIJ7dQW1iJdMB0YHE\n D//KYyGo=","X-Gm-Gg":"AeBDievYQGYCekFPCP3rmxL22nSNIYhFJqcXVWY7zTR37ycsJr+bJe8VFso7ATD3kTA\n xsSPT2JS8bsult9u/tE4oDK4sp119zceRtRV5lfLYUV4RfBR32iJ97jVdWUe0jgvDmywBskHfah\n sWVgVURcaMRLBxXYm7a5xon++P4Duz0rQxJmqg2mNxKmML3r2FNEOX0RLtX+fYAtadRG8nTeo2V\n K7gPCVQrImTWL10X7tGmRLGC/ibTZI6ZmMjAZzRNuWCk9ISVh+hxToHG6tHEjuasNL411NUTQCQ\n X8YbgxcFafuS2ipnev/aD4E+dQUPrL3YsJd9KDGF0cSZTonc8VCHg2TPkaYjIiQxBj5wdRUiLIl\n kn2mD7H4zWtUI2/FgPFOEm4/dUoVLZBwy63jhmK9NbV31BEQLpJb9IYOboqItU3GDPdBSacdS6a\n x8zs3v+LTVi+vlH6TQCncsFEx6wIobjyEHnn2kuWu+Mdkcp/9KCKc=","X-Received":"by 2002:a05:6a00:13a9:b0:834:e880:7a21 with SMTP id\n d2e1a72fcca58-834fdb4bc01mr887105b3a.18.1777508465629;\n Wed, 29 Apr 2026 17:21:05 -0700 (PDT)","From":"Richard Henderson <richard.henderson@linaro.org>","To":"qemu-devel@nongnu.org","Cc":"qemu-arm@nongnu.org","Subject":"[PATCH v3 06/47] target/arm: Update SCR bits for Arm ARM M.a.a","Date":"Thu, 30 Apr 2026 10:20:05 +1000","Message-ID":"<20260430002046.59739-7-richard.henderson@linaro.org>","X-Mailer":"git-send-email 2.43.0","In-Reply-To":"<20260430002046.59739-1-richard.henderson@linaro.org>","References":"<20260430002046.59739-1-richard.henderson@linaro.org>","MIME-Version":"1.0","Content-Transfer-Encoding":"8bit","Received-SPF":"pass client-ip=2607:f8b0:4864:20::433;\n envelope-from=richard.henderson@linaro.org; helo=mail-pf1-x433.google.com","X-Spam_score_int":"-20","X-Spam_score":"-2.1","X-Spam_bar":"--","X-Spam_report":"(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no","X-Spam_action":"no action","X-BeenThere":"qemu-devel@nongnu.org","X-Mailman-Version":"2.1.29","Precedence":"list","List-Id":"qemu development <qemu-devel.nongnu.org>","List-Unsubscribe":"<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>","List-Archive":"<https://lists.nongnu.org/archive/html/qemu-devel>","List-Post":"<mailto:qemu-devel@nongnu.org>","List-Help":"<mailto:qemu-devel-request@nongnu.org?subject=help>","List-Subscribe":"<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>","Errors-To":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org"},"content":"Signed-off-by: Richard Henderson <richard.henderson@linaro.org>\n---\n target/arm/cpu.h | 11 +++++++++++\n 1 file changed, 11 insertions(+)","diff":"diff --git a/target/arm/cpu.h b/target/arm/cpu.h\nindex be14a47c35..da1b7fde1d 100644\n--- a/target/arm/cpu.h\n+++ b/target/arm/cpu.h\n@@ -1796,6 +1796,17 @@ static inline void xpsr_write(CPUARMState *env, uint32_t val, uint32_t mask)\n #define SCR_AIEN              (1ULL << 46)\n #define SCR_GPF               (1ULL << 48)\n #define SCR_MECEN             (1ULL << 49)\n+#define SCR_ENFPM             (1ULL << 50)\n+#define SCR_TMEA              (1ULL << 51)\n+#define SCR_TWERR             (1ULL << 52)\n+#define SCR_PFAREN            (1ULL << 53)\n+#define SCR_SRMASKEN          (1ULL << 54)\n+#define SCR_ENIDCP128         (1ULL << 55)\n+#define SCR_DSE               (1ULL << 57)\n+#define SCR_ENDSE             (1ULL << 58)\n+#define SCR_FGTEN2            (1ULL << 59)\n+#define SCR_HDBSSEN           (1ULL << 60)\n+#define SCR_HACEBSEN          (1ULL << 61)\n #define SCR_NSE               (1ULL << 62)\n \n /* GCSCR_ELx fields */\n","prefixes":["v3","06/47"]}