{"id":2227690,"url":"http://patchwork.ozlabs.org/api/patches/2227690/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-29-richard.henderson@linaro.org/","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"msgid":"<20260424043014.46305-29-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-24T04:30:02","name":"[v2,28/40] target/arm: Implement F1CVT, F1CVTLT, F2CVT, F2CVTLT for SVE","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"811abcaf278b1a029f992fcc464f0ccf9c00135b","submitter":{"id":72104,"url":"http://patchwork.ozlabs.org/api/people/72104/?format=json","name":"Richard Henderson","email":"richard.henderson@linaro.org"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260424043014.46305-29-richard.henderson@linaro.org/mbox/","series":[{"id":501300,"url":"http://patchwork.ozlabs.org/api/series/501300/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/list/?series=501300","date":"2026-04-24T04:29:37","name":"target/arm: Implement FEAT_FP8","version":2,"mbox":"http://patchwork.ozlabs.org/series/501300/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2227690/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2227690/checks/","tags":{},"related":[],"headers":{"Return-Path":"","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=linaro.org header.i=@linaro.org header.a=rsa-sha256\n header.s=google header.b=XDEjhZOu;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)"],"Received":["from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g20WY2dtmz1yDD\n\tfor ; Fri, 24 Apr 2026 14:35:37 +1000 (AEST)","from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from )\n\tid 1wG8DI-00021b-Qs; Fri, 24 Apr 2026 00:32:24 -0400","from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from )\n id 1wG8DH-0001o9-00\n for qemu-devel@nongnu.org; Fri, 24 Apr 2026 00:32:23 -0400","from mail-oa1-x36.google.com ([2001:4860:4864:20::36])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from )\n id 1wG8DE-0003XX-Hv\n for qemu-devel@nongnu.org; Fri, 24 Apr 2026 00:32:22 -0400","by mail-oa1-x36.google.com with SMTP id\n 586e51a60fabf-40ede943bf0so4724252fac.2\n for ; Thu, 23 Apr 2026 21:32:19 -0700 (PDT)","from stoup.. ([172.58.183.19]) by smtp.gmail.com with ESMTPSA id\n 586e51a60fabf-42b9ac54ec5sm18880864fac.13.2026.04.23.21.32.16\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Thu, 23 Apr 2026 21:32:18 -0700 (PDT)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=linaro.org; s=google; t=1777005139; x=1777609939; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=j4lvls8REn2eXN6U4nRWxnCtYhx8hX39DXmOAnRWBww=;\n b=XDEjhZOuLQ2sc7EPFeDKmkYQYQVin73DwxVfuK2r7KpyN09kGYH795nVr4sQ6DWBfP\n 4h6eAt0zbXINKARdxUY4aU0PzQyqF4MMIq2TqpCe0bPY/8ouZdLwVk4iJeJUp/actFBL\n /DqEezmQOmosYALbWT7zF0xrUvuZ8jmJw2TlMf1aiyO9PTL90c40jxazctIUf1p1RGSe\n 4kXmQVsBCc/+XXNJI58akIFwXIUGdg+VM4pDwMVv9iqq+bACNm1ojkz72cWz3k3xMX32\n vTTuyuXpe7VpJzQIkZYqZDgYu5IEDWDM42GzUxPdiuOZaQLK2Asrn3egW/hWDqETKcjZ\n NhFQ==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1777005139; x=1777609939;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=j4lvls8REn2eXN6U4nRWxnCtYhx8hX39DXmOAnRWBww=;\n b=eyEjOhS2vchZ74cYmFa1CojmG7OUlVisVdG5XDqd1ae5VrGca+veJodOkyzjE0omI1\n r8A9avaTWX49AtyMZ2wH/6jGiQvuo4AQueCORmSOJ16foejCiiM2DSLRwJO8q2rv5GG4\n 9nbZT4cFM2jCLRUXHhBAUozHJ4G8LV46GQXagw20hnw6lKKUjzCVVBS36JZNd8v9w1KC\n +9aiT6Jtw133siDEJ4VUbpLN13JSDV1VJ1hGeyhowATasIQT65wMZhN+GAm5rsE6TsM6\n aEECS/qaiAJF6MDurEk08TQu873tGZ9NoS/Fadw5TSxptKLfBVCeofzvVXiD3A0EBfIP\n Pxlw==","X-Gm-Message-State":"AOJu0YwZfM7kzevw/v6Bw/rlCI8NXRVneR1tCoxWHS6zZQpdaF1foYU3\n wPxRBs4VVdCLeGvSXD8aXcf9GBKZ5b2uG7OtRogLZtuF67eO7B4THySbOhmE3Q87W530R6tQh+K\n yxC6BdLk=","X-Gm-Gg":"AeBDieuMUtDR/fR1MKLhD86vOCewb5OpA1liFyPiqgVpsol5O92Jqze4O0K9wmZsc1e\n 7xKRnc4lvBimSnVt7PjEzaXbKYqyAn/p1GPyByDY4KlSyBpHNs9iS/0oLlKkfdSxmiaV1fZwz5j\n GXyNx9BVSpg8M0ADZ8Lwn6jopZuAHDdSFZvzC8p+Fi+bp57mZ4GrfHMgb0aoSFeHXu/wCaTAt6d\n kD2EP8XUBpq/Xv1JqGEaKSSWPDQeshm/lL+tSRpkDHvFFG9He+caWmUmLn56oCNbfvFNVEouGv6\n b9tithH+vbqDHsrWwyIaYiCKQc0CQHOaMg1RyrFRkOl/m+6nvK/l89xODML0ciK+kpFdJNaaRAt\n LCkqtoBpa+hJlF0KaS+KBwraxr3ZWhaPNxBGq3xjzBYE9cXvQhC/sQ7WDkS7C43RfmHS5GvALRJ\n i70+BazKODG7bzvV4PwxLMSY+yxnBx7aaTn7HMv/VXRRp3GpoRjnoiyqc9VX51gg==","X-Received":"by 2002:a05:6870:4687:b0:42f:ee6c:35fb with SMTP id\n 586e51a60fabf-42fee6c5c29mr3036229fac.20.1777005139056;\n Thu, 23 Apr 2026 21:32:19 -0700 (PDT)","From":"Richard Henderson ","To":"qemu-devel@nongnu.org","Cc":"qemu-arm@nongnu.org","Subject":"[PATCH v2 28/40] target/arm: Implement F1CVT, F1CVTLT, F2CVT,\n F2CVTLT for SVE","Date":"Fri, 24 Apr 2026 14:30:02 +1000","Message-ID":"<20260424043014.46305-29-richard.henderson@linaro.org>","X-Mailer":"git-send-email 2.43.0","In-Reply-To":"<20260424043014.46305-1-richard.henderson@linaro.org>","References":"<20260424043014.46305-1-richard.henderson@linaro.org>","MIME-Version":"1.0","Content-Transfer-Encoding":"8bit","Received-SPF":"pass client-ip=2001:4860:4864:20::36;\n envelope-from=richard.henderson@linaro.org; helo=mail-oa1-x36.google.com","X-Spam_score_int":"-20","X-Spam_score":"-2.1","X-Spam_bar":"--","X-Spam_report":"(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no","X-Spam_action":"no action","X-BeenThere":"qemu-devel@nongnu.org","X-Mailman-Version":"2.1.29","Precedence":"list","List-Id":"qemu development ","List-Unsubscribe":",\n ","List-Archive":"","List-Post":"","List-Help":"","List-Subscribe":",\n ","Errors-To":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org"},"content":"Signed-off-by: Richard Henderson \n---\n target/arm/tcg/helper-fp8-defs.h | 1 +\n target/arm/tcg/fp8_helper.c | 28 ++++++++++++++++++++++++++++\n target/arm/tcg/translate-sve.c | 9 +++++++++\n target/arm/tcg/sve.decode | 5 +++++\n 4 files changed, 43 insertions(+)","diff":"diff --git a/target/arm/tcg/helper-fp8-defs.h b/target/arm/tcg/helper-fp8-defs.h\nindex 718463422b..3021dafd44 100644\n--- a/target/arm/tcg/helper-fp8-defs.h\n+++ b/target/arm/tcg/helper-fp8-defs.h\n@@ -9,3 +9,4 @@ DEF_HELPER_FLAGS_4(sme2_bfcvt_hb, TCG_CALL_NO_RWG, void, ptr, ptr, env, i32)\n DEF_HELPER_FLAGS_4(sme2_bfcvtl_hb, TCG_CALL_NO_RWG, void, ptr, ptr, env, i32)\n \n DEF_HELPER_FLAGS_4(advsimd_fcvtl_hb, TCG_CALL_NO_RWG, void, ptr, ptr, env, i32)\n+DEF_HELPER_FLAGS_4(sve2_fcvt_hb, TCG_CALL_NO_RWG, void, ptr, ptr, env, i32)\ndiff --git a/target/arm/tcg/fp8_helper.c b/target/arm/tcg/fp8_helper.c\nindex ed4923b1d5..32c7a82647 100644\n--- a/target/arm/tcg/fp8_helper.c\n+++ b/target/arm/tcg/fp8_helper.c\n@@ -192,6 +192,34 @@ void HELPER(sve2_bfcvt)(void *vd, void *vn, CPUARMState *env, uint32_t desc)\n fp8_finish(env, &ctx);\n }\n \n+void HELPER(sve2_fcvt_hb)(void *vd, void *vn, CPUARMState *env, uint32_t desc)\n+{\n+ FP8Context ctx = fp8_src_start(env, desc, 0xf);\n+ uint8_t *n = vn;\n+ uint16_t *d = vd;\n+ size_t nelem = simd_oprsz(desc) / 2;\n+\n+ switch (ctx.f8fmt) {\n+ case OFP8_E5M2:\n+ for (size_t i = 0; i < nelem; ++i) {\n+ float8_e5m2 e = n[H1(2 * i + ctx.high)];\n+ d[H2(i)] = float8_e5m2_to_float16(e, ctx.scale, &ctx.stat);\n+ }\n+ break;\n+ case OFP8_E4M3:\n+ for (size_t i = 0; i < nelem; ++i) {\n+ float8_e4m3 e = n[H1(2 * i + ctx.high)];\n+ d[H2(i)] = float8_e4m3_to_float16(e, ctx.scale, &ctx.stat);\n+ }\n+ break;\n+ default:\n+ float16_invalid_input(d, nelem, &ctx.stat);\n+ break;\n+ }\n+\n+ fp8_finish(env, &ctx);\n+}\n+\n void HELPER(sme2_bfcvt_hb)(void *vd, void *vn, CPUARMState *env, uint32_t desc)\n {\n FP8Context ctx = fp8_src_start(env, desc, 0x3f);\ndiff --git a/target/arm/tcg/translate-sve.c b/target/arm/tcg/translate-sve.c\nindex 1540cbd6de..e31ab609f9 100644\n--- a/target/arm/tcg/translate-sve.c\n+++ b/target/arm/tcg/translate-sve.c\n@@ -4080,6 +4080,15 @@ static bool do_f8cvt(DisasContext *s, arg_rr_esz *a,\n return true;\n }\n \n+TRANS_FEAT(F1CVT, aa64_sme2_or_sve2_f8cvt, do_f8cvt, a,\n+ gen_helper_sve2_fcvt_hb, false, false)\n+TRANS_FEAT(F2CVT, aa64_sme2_or_sve2_f8cvt, do_f8cvt, a,\n+ gen_helper_sve2_fcvt_hb, true, false)\n+TRANS_FEAT(F1CVTLT, aa64_sme2_or_sve2_f8cvt, do_f8cvt, a,\n+ gen_helper_sve2_fcvt_hb, false, true)\n+TRANS_FEAT(F2CVTLT, aa64_sme2_or_sve2_f8cvt, do_f8cvt, a,\n+ gen_helper_sve2_fcvt_hb, true, true)\n+\n TRANS_FEAT(BF1CVT, aa64_sme2_or_sve2_f8cvt, do_f8cvt, a,\n gen_helper_sve2_bfcvt, false, false)\n TRANS_FEAT(BF2CVT, aa64_sme2_or_sve2_f8cvt, do_f8cvt, a,\ndiff --git a/target/arm/tcg/sve.decode b/target/arm/tcg/sve.decode\nindex e7984fa8e0..ca110f4bc1 100644\n--- a/target/arm/tcg/sve.decode\n+++ b/target/arm/tcg/sve.decode\n@@ -1091,6 +1091,11 @@ FMINQV 01100100 .. 010 111 101 ... ..... ..... @rd_pg_rn\n FRECPE 01100101 .. 001 110 001100 ..... ..... @rd_rn\n FRSQRTE 01100101 .. 001 111 001100 ..... ..... @rd_rn\n \n+F1CVT 01100101 00 001 000 001100 ..... ..... @rd_rn_e0\n+F2CVT 01100101 00 001 000 001101 ..... ..... @rd_rn_e0\n+F1CVTLT 01100101 00 001 001 001100 ..... ..... @rd_rn_e0\n+F2CVTLT 01100101 00 001 001 001101 ..... ..... @rd_rn_e0\n+\n BF1CVT 01100101 00 001 000 001110 ..... ..... @rd_rn_e0\n BF2CVT 01100101 00 001 000 001111 ..... ..... @rd_rn_e0\n BF1CVTLT 01100101 00 001 001 001110 ..... ..... @rd_rn_e0\n","prefixes":["v2","28/40"]}