{"id":2227028,"url":"http://patchwork.ozlabs.org/api/patches/2227028/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-gpio/patch/20260423-fix-eliza-pinctrl-v3-1-68b24893ae63@pm.me/","project":{"id":42,"url":"http://patchwork.ozlabs.org/api/projects/42/?format=json","name":"Linux GPIO development","link_name":"linux-gpio","list_id":"linux-gpio.vger.kernel.org","list_email":"linux-gpio@vger.kernel.org","web_url":"","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"msgid":"<20260423-fix-eliza-pinctrl-v3-1-68b24893ae63@pm.me>","list_archive_url":null,"date":"2026-04-23T04:43:19","name":"[v3,1/4] dt-bindings: pinctrl: qcom,eliza-tlmm: Split QUP lane mirror alternates","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"6bc966bdddafd1105bb453643ffc17cae2829205","submitter":{"id":93184,"url":"http://patchwork.ozlabs.org/api/people/93184/?format=json","name":"Alexander Koskovich","email":"akoskovich@pm.me"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/linux-gpio/patch/20260423-fix-eliza-pinctrl-v3-1-68b24893ae63@pm.me/mbox/","series":[{"id":501143,"url":"http://patchwork.ozlabs.org/api/series/501143/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-gpio/list/?series=501143","date":"2026-04-23T04:43:19","name":"pinctrl: qcom: eliza: Split up some QUP function groups","version":3,"mbox":"http://patchwork.ozlabs.org/series/501143/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2227028/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2227028/checks/","tags":{},"related":[],"headers":{"Return-Path":"\n <linux-gpio+bounces-35383-incoming=patchwork.ozlabs.org@vger.kernel.org>","X-Original-To":["incoming@patchwork.ozlabs.org","linux-gpio@vger.kernel.org"],"Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n secure) header.d=pm.me header.i=@pm.me header.a=rsa-sha256\n header.s=protonmail3 header.b=Upn6giTC;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c04:e001:36c::12fc:5321; helo=tor.lore.kernel.org;\n envelope-from=linux-gpio+bounces-35383-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)","smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=pm.me header.i=@pm.me header.b=\"Upn6giTC\"","smtp.subspace.kernel.org;\n arc=none smtp.client-ip=85.9.206.169","smtp.subspace.kernel.org;\n dmarc=pass (p=quarantine dis=none) header.from=pm.me","smtp.subspace.kernel.org; spf=pass smtp.mailfrom=pm.me"],"Received":["from tor.lore.kernel.org (tor.lore.kernel.org\n [IPv6:2600:3c04:e001:36c::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g1NlY1xpZz1yDD\n\tfor <incoming@patchwork.ozlabs.org>; Thu, 23 Apr 2026 14:43:53 +1000 (AEST)","from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby tor.lore.kernel.org (Postfix) with ESMTP id EDD74302E3C3\n\tfor <incoming@patchwork.ozlabs.org>; Thu, 23 Apr 2026 04:43:38 +0000 (UTC)","from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 2D1443CC9F6;\n\tThu, 23 Apr 2026 04:43:37 +0000 (UTC)","from mail-05.mail-europe.com (mail-05.mail-europe.com\n [85.9.206.169])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 874B13C6A41;\n\tThu, 23 Apr 2026 04:43:35 +0000 (UTC)"],"ARC-Seal":"i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1776919417; cv=none;\n b=feVOUDvibnAl6ecExHBU0ELKQ4M/B4j/KupRLca1KTqB2YM9jJ809mDJt2m72wZxw+g/fsfarC1j8JKCmbh1O0wYwLv0IyICySdgGjZqhtM3aZlcf5hmq+vHJ/ajw+8F4mrILyQz6yQj8DhUJ+MnbbdJe+olzwjynqjpQH+EK/c=","ARC-Message-Signature":"i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1776919417; c=relaxed/simple;\n\tbh=9YTHEvkeFZ+qth4YK9gjEe2ZN9Wcna7fcSLY4EhtMlY=;\n\th=Date:To:From:Cc:Subject:Message-ID:In-Reply-To:References:\n\t MIME-Version:Content-Type;\n b=nFIweVuGSkwPFVNaM8WJI+eqcpPkVMQUzMYcJxgw3X0DGGc2PY2ottvEL/OVllviRk+khbrQkIvvn7B4O/81V+MuiccaO9Dei2V1ox1DY9EgV387Lb/L6nxVraqRlBk1Jvn8tm5zc0F5ieDa7Zc/0OZsiIaFYwdY9QpNqGsxXmU=","ARC-Authentication-Results":"i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=quarantine dis=none) header.from=pm.me;\n spf=pass smtp.mailfrom=pm.me;\n dkim=pass (2048-bit key) header.d=pm.me header.i=@pm.me header.b=Upn6giTC;\n arc=none smtp.client-ip=85.9.206.169","DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed; d=pm.me;\n\ts=protonmail3; t=1776919405; x=1777178605;\n\tbh=ZpoZxI1iv6Hm6E5vmoDrPM6e7FDQ9kxew8Rq9lidrKs=;\n\th=Date:To:From:Cc:Subject:Message-ID:In-Reply-To:References:\n\t Feedback-ID:From:To:Cc:Date:Subject:Reply-To:Feedback-ID:\n\t Message-ID:BIMI-Selector;\n\tb=Upn6giTCZAD3/96YqFfm1KwHteTlVNrwXQP7kph1hmJcjkS/J3zUg99u0ecq/kM21\n\t hEk55DcVXD+OV5hoR3Yi4XLRDvsborzTqqWSXKAP1Zj1TgK+xyE6eAyLIMPsIKdyzZ\n\t Fwox7xn2T66RHfHwI/1QEPnBnlsHDZt4lu356HIcJrE8MUI3CpFDkIWH+FsNxIf1z9\n\t pQWxlYeHpNaT6s2NMwQOUSbPzHjHrNgw6AmsgOPJGdbpJRFZcbNoexuA8wI6wsgehA\n\t s27vQ2RkEZiUPPktyOiJXW5XN9qDL+NPFoM7cBvleQUD2VF42ujohGKOb6EWd43fG/\n\t nH6GokLCMQD6Q==","Date":"Thu, 23 Apr 2026 04:43:19 +0000","To":"Bjorn Andersson <andersson@kernel.org>, Linus Walleij <linusw@kernel.org>,\n Rob Herring <robh@kernel.org>, Krzysztof Kozlowski <krzk+dt@kernel.org>,\n Conor Dooley <conor+dt@kernel.org>, Abel Vesa <abel.vesa@oss.qualcomm.com>,\n Konrad Dybcio <konrad.dybcio@oss.qualcomm.com>","From":"Alexander Koskovich <akoskovich@pm.me>","Cc":"linux-arm-msm@vger.kernel.org, linux-gpio@vger.kernel.org,\n devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,\n Alexander Koskovich <akoskovich@pm.me>","Subject":"[PATCH v3 1/4] dt-bindings: pinctrl: qcom,eliza-tlmm: Split QUP lane\n mirror alternates","Message-ID":"<20260423-fix-eliza-pinctrl-v3-1-68b24893ae63@pm.me>","In-Reply-To":"<20260423-fix-eliza-pinctrl-v3-0-68b24893ae63@pm.me>","References":"<20260423-fix-eliza-pinctrl-v3-0-68b24893ae63@pm.me>","Feedback-ID":"37836894:user:proton","X-Pm-Message-ID":"67941d019ba801c353964fadd296df3f09d47d16","Precedence":"bulk","X-Mailing-List":"linux-gpio@vger.kernel.org","List-Id":"<linux-gpio.vger.kernel.org>","List-Subscribe":"<mailto:linux-gpio+subscribe@vger.kernel.org>","List-Unsubscribe":"<mailto:linux-gpio+unsubscribe@vger.kernel.org>","MIME-Version":"1.0","Content-Type":"text/plain; charset=utf-8","Content-Transfer-Encoding":"quoted-printable"},"content":"Several QUP lanes have MIRA/MIRB mirror routings that let the same lane\nbe muxed out on alternative GPIOs. On Eliza these were all collapsed\nunder the base function name (e.g. qup1_se6), which prevented boards\nfrom selecting the mirror variants.\n\nAdd explicit function names for each mirror lane, matching the pattern\nalready established by qcom,sm8550-tlmm and related bindings.\n\nSigned-off-by: Alexander Koskovich <akoskovich@pm.me>\n---\n .../bindings/pinctrl/qcom,eliza-tlmm.yaml          | 25 +++++++++++++---------\n 1 file changed, 15 insertions(+), 10 deletions(-)","diff":"diff --git a/Documentation/devicetree/bindings/pinctrl/qcom,eliza-tlmm.yaml b/Documentation/devicetree/bindings/pinctrl/qcom,eliza-tlmm.yaml\nindex 282650426487..be7b4680045f 100644\n--- a/Documentation/devicetree/bindings/pinctrl/qcom,eliza-tlmm.yaml\n+++ b/Documentation/devicetree/bindings/pinctrl/qcom,eliza-tlmm.yaml\n@@ -86,16 +86,21 @@ $defs:\n                 qdss_gpio_tracectl, qdss_gpio_tracedata, qlink_big_enable,\n                 qlink_big_request, qlink_little_enable,\n                 qlink_little_request, qlink_wmss, qspi0, qspi_clk,\n-                qspi_cs, qup1_se0, qup1_se1, qup1_se2, qup1_se3, qup1_se4,\n-                qup1_se5, qup1_se6, qup1_se7, qup2_se0, qup2_se1,\n-                qup2_se2, qup2_se3, qup2_se4, qup2_se5, qup2_se6,\n-                qup2_se7, resout_gpio, sd_write_protect, sdc1, sdc2,\n-                sdc2_fb_clk, tb_trig_sdc1, tb_trig_sdc2, tmess_prng0,\n-                tmess_prng1, tmess_prng2, tmess_prng3, tsense_pwm1,\n-                tsense_pwm2, tsense_pwm3, tsense_pwm4, uim0_clk,\n-                uim0_data, uim0_present, uim0_reset, uim1_clk, uim1_data,\n-                uim1_present, uim1_reset, usb0_hs, usb_phy, vfr_0, vfr_1,\n-                vsense_trigger_mirnat, wcn_sw_ctrl ]\n+                qspi_cs, qup1_se0, qup1_se1, qup1_se2, qup1_se2_l2_mira,\n+                qup1_se2_l2_mirb, qup1_se2_l3_mira, qup1_se2_l3_mirb,\n+                qup1_se3, qup1_se4, qup1_se5, qup1_se6, qup1_se6_l1_mira,\n+                qup1_se6_l1_mirb, qup1_se6_l3_mira, qup1_se6_l3_mirb,\n+                qup1_se7, qup1_se7_l0_mira, qup1_se7_l0_mirb,\n+                qup1_se7_l1_mira, qup1_se7_l1_mirb, qup2_se0, qup2_se1,\n+                qup2_se2, qup2_se3, qup2_se3_l0_mira, qup2_se3_l0_mirb,\n+                qup2_se3_l1_mira, qup2_se3_l1_mirb, qup2_se4, qup2_se5,\n+                qup2_se6, qup2_se7, resout_gpio, sd_write_protect, sdc1,\n+                sdc2, sdc2_fb_clk, tb_trig_sdc1, tb_trig_sdc2,\n+                tmess_prng0, tmess_prng1, tmess_prng2, tmess_prng3,\n+                tsense_pwm1, tsense_pwm2, tsense_pwm3, tsense_pwm4,\n+                uim0_clk, uim0_data, uim0_present, uim0_reset, uim1_clk,\n+                uim1_data, uim1_present, uim1_reset, usb0_hs, usb_phy,\n+                vfr_0, vfr_1, vsense_trigger_mirnat, wcn_sw_ctrl ]\n     required:\n       - pins\n \n","prefixes":["v3","1/4"]}