{"id":2227019,"url":"http://patchwork.ozlabs.org/api/patches/2227019/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-pci/patch/20260423010851.46737-6-fengchengwen@huawei.com/","project":{"id":28,"url":"http://patchwork.ozlabs.org/api/projects/28/?format=json","name":"Linux PCI development","link_name":"linux-pci","list_id":"linux-pci.vger.kernel.org","list_email":"linux-pci@vger.kernel.org","web_url":null,"scm_url":null,"webscm_url":null,"list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"msgid":"<20260423010851.46737-6-fengchengwen@huawei.com>","list_archive_url":null,"date":"2026-04-23T01:08:51","name":"[v3,5/5] vfio/pci: Add PCIe TPH SET_ST interface","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"9927f360430236b902ac301e3d13b3baea183c17","submitter":{"id":92756,"url":"http://patchwork.ozlabs.org/api/people/92756/?format=json","name":"fengchengwen","email":"fengchengwen@huawei.com"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/linux-pci/patch/20260423010851.46737-6-fengchengwen@huawei.com/mbox/","series":[{"id":501135,"url":"http://patchwork.ozlabs.org/api/series/501135/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-pci/list/?series=501135","date":"2026-04-23T01:08:48","name":"vfio/pci: Add PCIe TPH support","version":3,"mbox":"http://patchwork.ozlabs.org/series/501135/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2227019/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2227019/checks/","tags":{},"related":[],"headers":{"Return-Path":"\n ","X-Original-To":["incoming@patchwork.ozlabs.org","linux-pci@vger.kernel.org"],"Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (1024-bit key;\n unprotected) header.d=huawei.com header.i=@huawei.com header.a=rsa-sha256\n header.s=dkim header.b=0MLXATKk;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c04:e001:36c::12fc:5321; helo=tor.lore.kernel.org;\n envelope-from=linux-pci+bounces-53031-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)","smtp.subspace.kernel.org;\n\tdkim=pass (1024-bit key) header.d=huawei.com header.i=@huawei.com\n header.b=\"0MLXATKk\"","smtp.subspace.kernel.org;\n arc=none smtp.client-ip=113.46.200.221","smtp.subspace.kernel.org;\n dmarc=pass (p=quarantine dis=none) header.from=huawei.com","smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=huawei.com"],"Received":["from tor.lore.kernel.org (tor.lore.kernel.org\n [IPv6:2600:3c04:e001:36c::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g1J0m6XgLz1y2d\n\tfor ; Thu, 23 Apr 2026 11:10:00 +1000 (AEST)","from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby tor.lore.kernel.org (Postfix) with ESMTP id 9A8F4300B992\n\tfor ; Thu, 23 Apr 2026 01:09:19 +0000 (UTC)","from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id C96792820AC;\n\tThu, 23 Apr 2026 01:09:08 +0000 (UTC)","from canpmsgout06.his.huawei.com (canpmsgout06.his.huawei.com\n [113.46.200.221])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id A27F328466F;\n\tThu, 23 Apr 2026 01:09:06 +0000 (UTC)","from mail.maildlp.com (unknown [172.19.163.104])\n\tby canpmsgout06.his.huawei.com (SkyGuard) with ESMTPS id 4g1HrD0TjyzRhV9;\n\tThu, 23 Apr 2026 09:02:36 +0800 (CST)","from kwepemk500009.china.huawei.com (unknown [7.202.194.94])\n\tby mail.maildlp.com (Postfix) with ESMTPS id 100914056D;\n\tThu, 23 Apr 2026 09:08:59 +0800 (CST)","from localhost.localdomain (10.50.163.32) by\n kwepemk500009.china.huawei.com (7.202.194.94) with Microsoft SMTP Server\n (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.2.1544.11; Thu, 23 Apr 2026 09:08:58 +0800"],"ARC-Seal":"i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1776906548; cv=none;\n b=eAEfkrBcVUebLYHSjpLMp29vWngkqcqtHMly8N+4yCmToe1pIEFpp2/1vSgkksbUGhifVOV5UxxWP87+g9MMMIwYj56ii0qqRRl+Kbm8T7OycwJhuix54bDeOU9a4blzUdQ5lv1MBj9Mflnw6pP64uCzj7nPW1m009MeW+7anNQ=","ARC-Message-Signature":"i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1776906548; c=relaxed/simple;\n\tbh=9Teq025LobG7cLU6iqz+qnVHoGbPQF7dNyB3crpyMxg=;\n\th=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References:\n\t MIME-Version:Content-Type;\n b=G2cYiTTBXiIZU4A4G/YUpHRCI5oS/7HOyi5SuLRoVX4pmkHtvVEMYpC6AfbTK9Ga4H8VHk2jZCDX2KV/hC1VADujk6Y45t8A33g0OYj11gsJdU4oYcX+PbaW3lf+ibBZ1RLmuqIuADTww/SIsQ4h+27HR13OnJzckt0frzgvA4Q=","ARC-Authentication-Results":"i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=quarantine dis=none) header.from=huawei.com;\n spf=pass smtp.mailfrom=huawei.com;\n dkim=pass (1024-bit key) header.d=huawei.com header.i=@huawei.com\n header.b=0MLXATKk; arc=none smtp.client-ip=113.46.200.221","dkim-signature":"v=1; a=rsa-sha256; d=huawei.com; s=dkim;\n\tc=relaxed/relaxed; q=dns/txt;\n\th=From;\n\tbh=+JWWEwuwwMAapTgDA9s00aq/aB0TJ3CIiNJw5X/goRw=;\n\tb=0MLXATKk/b7cMiLaXwaHhpbw5P4ejbkRR7abeBda7Iw6U/PdAJMzSMBCXFXJhYgNl8u+6zy9E\n\tlWOshrkjXoaPCMnB/VphqlAv9PIz5V6sh/PnmPEGosCOPQZDyU1cZohcTg7hry9WFXZMApM+8ar\n\tSYAvjwIaY4Ysx/wJ+za8+Kg=","From":"Chengwen Feng ","To":", ","CC":", ,\n\t, ,\n\t, , ","Subject":"[PATCH v3 5/5] vfio/pci: Add PCIe TPH SET_ST interface","Date":"Thu, 23 Apr 2026 09:08:51 +0800","Message-ID":"<20260423010851.46737-6-fengchengwen@huawei.com>","X-Mailer":"git-send-email 2.17.1","In-Reply-To":"<20260423010851.46737-1-fengchengwen@huawei.com>","References":"<20260423010851.46737-1-fengchengwen@huawei.com>","Precedence":"bulk","X-Mailing-List":"linux-pci@vger.kernel.org","List-Id":"","List-Subscribe":"","List-Unsubscribe":"","MIME-Version":"1.0","Content-Type":"text/plain","X-ClientProxiedBy":"kwepems500002.china.huawei.com (7.221.188.17) To\n kwepemk500009.china.huawei.com (7.202.194.94)"},"content":"Add VFIO_PCI_TPH_SET_ST operation to support batch programming of steering\ntag entries. If any entry fails, all previously programmed entries are\nrolled back to 0 to avoid partial device state.\n\nSigned-off-by: Chengwen Feng \n---\n drivers/vfio/pci/vfio_pci_core.c | 71 ++++++++++++++++++++++++++++++++\n 1 file changed, 71 insertions(+)","diff":"diff --git a/drivers/vfio/pci/vfio_pci_core.c b/drivers/vfio/pci/vfio_pci_core.c\nindex 199cdf7ffbeb..102bb3409d85 100644\n--- a/drivers/vfio/pci/vfio_pci_core.c\n+++ b/drivers/vfio/pci/vfio_pci_core.c\n@@ -1581,6 +1581,75 @@ static int vfio_pci_tph_get_st(struct vfio_pci_core_device *vdev,\n \treturn err;\n }\n \n+static int vfio_pci_tph_set_st(struct vfio_pci_core_device *vdev,\n+\t\t\t struct vfio_device_pci_tph_op *op,\n+\t\t\t void __user *uarg)\n+{\n+\tstruct pci_dev *pdev = vdev->pdev;\n+\tstruct vfio_pci_tph_entry *ents;\n+\tstruct vfio_pci_tph_st st;\n+\tenum tph_mem_type mtype;\n+\tint i = 0, j, err, size;\n+\tu32 tab_loc;\n+\tu16 st_val;\n+\n+\ttab_loc = pcie_tph_get_st_table_loc(pdev);\n+\tif (tab_loc != PCI_TPH_LOC_CAP && tab_loc != PCI_TPH_LOC_MSIX)\n+\t\treturn -EOPNOTSUPP;\n+\n+\tif (copy_from_user(&st, uarg, sizeof(st)))\n+\t\treturn -EFAULT;\n+\n+\tif (!st.count || st.count > VFIO_PCI_TPH_MAX_ENTRIES)\n+\t\treturn -EINVAL;\n+\n+\tsize = st.count * sizeof(*ents);\n+\tents = kvmalloc(size, GFP_KERNEL);\n+\tif (!ents)\n+\t\treturn -ENOMEM;\n+\n+\tif (copy_from_user(ents, uarg + sizeof(st), size)) {\n+\t\terr = -EFAULT;\n+\t\tgoto out;\n+\t}\n+\n+\tfor (; i < st.count; i++) {\n+\t\tif (ents[i].cpu == U32_MAX) {\n+\t\t\terr = pcie_tph_set_st_entry(pdev, ents[i].index, 0);\n+\t\t\tif (err)\n+\t\t\t\tgoto out;\n+\t\t\tcontinue;\n+\t\t}\n+\n+\t\tif (ents[i].mem_type == VFIO_PCI_TPH_MEM_TYPE_VM) {\n+\t\t\tmtype = TPH_MEM_TYPE_VM;\n+\t\t} else if (ents[i].mem_type == VFIO_PCI_TPH_MEM_TYPE_PM) {\n+\t\t\tmtype = TPH_MEM_TYPE_PM;\n+\t\t} else {\n+\t\t\terr = -EINVAL;\n+\t\t\tgoto out;\n+\t\t}\n+\n+\t\terr = pcie_tph_get_cpu_st(pdev, mtype, ents[i].cpu, &st_val);\n+\t\tif (err)\n+\t\t\tgoto out;\n+\t\terr = pcie_tph_set_st_entry(pdev, ents[i].index, st_val);\n+\t\tif (err)\n+\t\t\tgoto out;\n+\t}\n+\n+out:\n+\tif (err) {\n+\t\t/* Roll back previously programmed entries to 0 */\n+\t\tfor (j = 0; j < i; j++) {\n+\t\t\tif (ents[j].cpu != U32_MAX)\n+\t\t\t\tpcie_tph_set_st_entry(pdev, ents[j].index, 0);\n+\t\t}\n+\t}\n+\tkvfree(ents);\n+\treturn err;\n+}\n+\n static int vfio_pci_ioctl_tph(struct vfio_pci_core_device *vdev,\n \t\t\t void __user *uarg)\n {\n@@ -1603,6 +1672,8 @@ static int vfio_pci_ioctl_tph(struct vfio_pci_core_device *vdev,\n \t\treturn vfio_pci_tph_disable(vdev);\n \tcase VFIO_PCI_TPH_GET_ST:\n \t\treturn vfio_pci_tph_get_st(vdev, &op, uarg + minsz);\n+\tcase VFIO_PCI_TPH_SET_ST:\n+\t\treturn vfio_pci_tph_set_st(vdev, &op, uarg + minsz);\n \tdefault:\n \t\t/* Other ops are not implemented yet */\n \t\treturn -EINVAL;\n","prefixes":["v3","5/5"]}