{"id":2227017,"url":"http://patchwork.ozlabs.org/api/patches/2227017/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-pci/patch/20260423010851.46737-4-fengchengwen@huawei.com/","project":{"id":28,"url":"http://patchwork.ozlabs.org/api/projects/28/?format=json","name":"Linux PCI development","link_name":"linux-pci","list_id":"linux-pci.vger.kernel.org","list_email":"linux-pci@vger.kernel.org","web_url":null,"scm_url":null,"webscm_url":null,"list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"msgid":"<20260423010851.46737-4-fengchengwen@huawei.com>","list_archive_url":null,"date":"2026-04-23T01:08:49","name":"[v3,3/5] vfio/pci: Add PCIe TPH enable/disable support","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"43b179f4b8aec6642fb034ad8ec1da9019baac56","submitter":{"id":92756,"url":"http://patchwork.ozlabs.org/api/people/92756/?format=json","name":"fengchengwen","email":"fengchengwen@huawei.com"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/linux-pci/patch/20260423010851.46737-4-fengchengwen@huawei.com/mbox/","series":[{"id":501135,"url":"http://patchwork.ozlabs.org/api/series/501135/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-pci/list/?series=501135","date":"2026-04-23T01:08:48","name":"vfio/pci: Add PCIe TPH support","version":3,"mbox":"http://patchwork.ozlabs.org/series/501135/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2227017/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2227017/checks/","tags":{},"related":[],"headers":{"Return-Path":"\n ","X-Original-To":["incoming@patchwork.ozlabs.org","linux-pci@vger.kernel.org"],"Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (1024-bit key;\n unprotected) header.d=huawei.com header.i=@huawei.com header.a=rsa-sha256\n header.s=dkim header.b=DhLo129R;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c15:e001:75::12fc:5321; helo=sin.lore.kernel.org;\n envelope-from=linux-pci+bounces-53029-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)","smtp.subspace.kernel.org;\n\tdkim=pass (1024-bit key) header.d=huawei.com header.i=@huawei.com\n header.b=\"DhLo129R\"","smtp.subspace.kernel.org;\n arc=none smtp.client-ip=113.46.200.216","smtp.subspace.kernel.org;\n dmarc=pass (p=quarantine dis=none) header.from=huawei.com","smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=huawei.com"],"Received":["from sin.lore.kernel.org (sin.lore.kernel.org\n [IPv6:2600:3c15:e001:75::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519 server-signature ECDSA (secp384r1) server-digest SHA384)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g1J035xh3z1y2d\n\tfor ; Thu, 23 Apr 2026 11:09:23 +1000 (AEST)","from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sin.lore.kernel.org (Postfix) with ESMTP id 499D43007282\n\tfor ; Thu, 23 Apr 2026 01:09:14 +0000 (UTC)","from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id D33DF28C2DD;\n\tThu, 23 Apr 2026 01:09:07 +0000 (UTC)","from canpmsgout01.his.huawei.com (canpmsgout01.his.huawei.com\n [113.46.200.216])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id ED089D531;\n\tThu, 23 Apr 2026 01:09:05 +0000 (UTC)","from mail.maildlp.com (unknown [172.19.162.144])\n\tby canpmsgout01.his.huawei.com (SkyGuard) with ESMTPS id 4g1HrQ679Vz1T4HF;\n\tThu, 23 Apr 2026 09:02:46 +0800 (CST)","from kwepemk500009.china.huawei.com (unknown [7.202.194.94])\n\tby mail.maildlp.com (Postfix) with ESMTPS id 472ED4056D;\n\tThu, 23 Apr 2026 09:08:58 +0800 (CST)","from localhost.localdomain (10.50.163.32) by\n kwepemk500009.china.huawei.com (7.202.194.94) with Microsoft SMTP Server\n (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.2.1544.11; Thu, 23 Apr 2026 09:08:57 +0800"],"ARC-Seal":"i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1776906547; cv=none;\n b=YSvmNpz/CKbj1HaFChumdvC4MHKACvNyEjg9evuSNFi3TMsCzqwx2kp5S6lCuCz3rJX6VjFdgddjYNc/ccVTZ97OVnwhikChDpOfFjZcr8lJ2HWs5Xjas2Djcyz1J7GydhxCrplfKr8Vj9jQNkxggB7LBmWXI6Cksw2fFmJfIrc=","ARC-Message-Signature":"i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1776906547; c=relaxed/simple;\n\tbh=ibTGHKqsz2LbP26gzKnf1jJJ/o15rA/nAX3myTkqoyI=;\n\th=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References:\n\t MIME-Version:Content-Type;\n b=IfYr+9cjg5XNO4gwFnR37tjrzFCzl0bV6hqGo45+3SvSdCFp8D6HCbunWgfLIRF/Y091Sbybnigw9KeRFQ5PM+yyqg1l9ulOhj7TMtqW8j0uw3tbxKByM5R3pwBK9Gx6G5i7Chn0TLK9JcMPGelvh0ngiZ/pHstdGAdoXU7fPA0=","ARC-Authentication-Results":"i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=quarantine dis=none) header.from=huawei.com;\n spf=pass smtp.mailfrom=huawei.com;\n dkim=pass (1024-bit key) header.d=huawei.com header.i=@huawei.com\n header.b=DhLo129R; arc=none smtp.client-ip=113.46.200.216","dkim-signature":"v=1; a=rsa-sha256; d=huawei.com; s=dkim;\n\tc=relaxed/relaxed; q=dns/txt;\n\th=From;\n\tbh=nLx3IN8zUEosJiJA2y7JQds54zYB8+xPxvyoBtbvJkM=;\n\tb=DhLo129RZbYapxdx90jrVBDCJCJkV0Q8X46MFPHb0qlbamiCuUJsQW/YYyW5sS0UrTlW9NwVc\n\tteFwbIQ7kcHAliFuzP55woA36XgUfH7WXb4tWa3uQu+O1R/6mGqaD9GehS029quEXI5Lvniv1EY\n\tHUAni69jPdVR17I6Dd6HC58=","From":"Chengwen Feng ","To":", ","CC":", ,\n\t, ,\n\t, , ","Subject":"[PATCH v3 3/5] vfio/pci: Add PCIe TPH enable/disable support","Date":"Thu, 23 Apr 2026 09:08:49 +0800","Message-ID":"<20260423010851.46737-4-fengchengwen@huawei.com>","X-Mailer":"git-send-email 2.17.1","In-Reply-To":"<20260423010851.46737-1-fengchengwen@huawei.com>","References":"<20260423010851.46737-1-fengchengwen@huawei.com>","Precedence":"bulk","X-Mailing-List":"linux-pci@vger.kernel.org","List-Id":"","List-Subscribe":"","List-Unsubscribe":"","MIME-Version":"1.0","Content-Type":"text/plain","X-ClientProxiedBy":"kwepems500002.china.huawei.com (7.221.188.17) To\n kwepemk500009.china.huawei.com (7.202.194.94)"},"content":"Add support to enable and disable TPH function with mode selection.\n\nRestrict unsafe device specific mode without ST table to be allowed only\nwhen the module parameter enable_unsafe_tph_ds=1 is set.\n\nSigned-off-by: Chengwen Feng \n---\n drivers/vfio/pci/vfio_pci_core.c | 42 ++++++++++++++++++++++++++++++++\n 1 file changed, 42 insertions(+)","diff":"diff --git a/drivers/vfio/pci/vfio_pci_core.c b/drivers/vfio/pci/vfio_pci_core.c\nindex 9f1f07f3255e..0c53c2a92c1e 100644\n--- a/drivers/vfio/pci/vfio_pci_core.c\n+++ b/drivers/vfio/pci/vfio_pci_core.c\n@@ -1488,6 +1488,44 @@ static int vfio_pci_tph_get_cap(struct vfio_pci_core_device *vdev,\n \treturn 0;\n }\n \n+static int vfio_pci_tph_enable(struct vfio_pci_core_device *vdev,\n+\t\t\t struct vfio_device_pci_tph_op *op,\n+\t\t\t void __user *uarg)\n+{\n+\tstruct pci_dev *pdev = vdev->pdev;\n+\tstruct vfio_pci_tph_ctrl ctrl;\n+\tint mode;\n+\n+\tif (op->argsz < offsetofend(struct vfio_device_pci_tph_op, ctrl))\n+\t\treturn -EINVAL;\n+\n+\tif (copy_from_user(&ctrl, uarg, sizeof(ctrl)))\n+\t\treturn -EFAULT;\n+\n+\tif (ctrl.mode != VFIO_PCI_TPH_MODE_IV &&\n+\t ctrl.mode != VFIO_PCI_TPH_MODE_DS)\n+\t\treturn -EINVAL;\n+\n+\tif (ctrl.mode == VFIO_PCI_TPH_MODE_DS &&\n+\t\tpcie_tph_get_st_table_loc(pdev) == PCI_TPH_LOC_NONE &&\n+\t\t!enable_unsafe_tph_ds)\n+\t\treturn -EOPNOTSUPP;\n+\n+\t/* Reserved must be zero */\n+\tif (memchr_inv(ctrl.reserved, 0, sizeof(ctrl.reserved)))\n+\t\treturn -EINVAL;\n+\n+\tmode = (ctrl.mode == VFIO_PCI_TPH_MODE_IV) ? PCI_TPH_ST_IV_MODE :\n+\t\t\t\t\t\t PCI_TPH_ST_DS_MODE;\n+\treturn pcie_enable_tph(pdev, mode);\n+}\n+\n+static int vfio_pci_tph_disable(struct vfio_pci_core_device *vdev)\n+{\n+\tpcie_disable_tph(vdev->pdev);\n+\treturn 0;\n+}\n+\n static int vfio_pci_ioctl_tph(struct vfio_pci_core_device *vdev,\n \t\t\t void __user *uarg)\n {\n@@ -1504,6 +1542,10 @@ static int vfio_pci_ioctl_tph(struct vfio_pci_core_device *vdev,\n \tswitch (op.op) {\n \tcase VFIO_PCI_TPH_GET_CAP:\n \t\treturn vfio_pci_tph_get_cap(vdev, &op, uarg + minsz);\n+\tcase VFIO_PCI_TPH_ENABLE:\n+\t\treturn vfio_pci_tph_enable(vdev, &op, uarg + minsz);\n+\tcase VFIO_PCI_TPH_DISABLE:\n+\t\treturn vfio_pci_tph_disable(vdev);\n \tdefault:\n \t\t/* Other ops are not implemented yet */\n \t\treturn -EINVAL;\n","prefixes":["v3","3/5"]}