{"id":2226143,"url":"http://patchwork.ozlabs.org/api/patches/2226143/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260422101043.1234229-14-alex.bennee@linaro.org/","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"msgid":"<20260422101043.1234229-14-alex.bennee@linaro.org>","list_archive_url":null,"date":"2026-04-22T10:10:24","name":"[v2,13/31] target/arm: migrate gcs syndromes to registerfields","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"f40a18f8542727191050f191479d9a4c8ff86d67","submitter":{"id":39532,"url":"http://patchwork.ozlabs.org/api/people/39532/?format=json","name":"Alex Bennée","email":"alex.bennee@linaro.org"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260422101043.1234229-14-alex.bennee@linaro.org/mbox/","series":[{"id":500957,"url":"http://patchwork.ozlabs.org/api/series/500957/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/list/?series=500957","date":"2026-04-22T10:10:11","name":"target/arm: fully model WFxT instructions for A-profile","version":2,"mbox":"http://patchwork.ozlabs.org/series/500957/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2226143/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2226143/checks/","tags":{},"related":[],"headers":{"Return-Path":"<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=linaro.org header.i=@linaro.org header.a=rsa-sha256\n header.s=google header.b=KjbfbogY;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)"],"Received":["from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g0w6P5qLsz1yCv\n\tfor <incoming@patchwork.ozlabs.org>; Wed, 22 Apr 2026 20:13:33 +1000 (AEST)","from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1wFUYh-0007FV-M2; Wed, 22 Apr 2026 06:11:51 -0400","from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <alex.bennee@linaro.org>)\n id 1wFUXq-0006tA-8Y\n for qemu-devel@nongnu.org; Wed, 22 Apr 2026 06:10:58 -0400","from mail-wr1-x42c.google.com ([2a00:1450:4864:20::42c])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from <alex.bennee@linaro.org>)\n id 1wFUXn-0000lb-Cq\n for qemu-devel@nongnu.org; Wed, 22 Apr 2026 06:10:57 -0400","by mail-wr1-x42c.google.com with SMTP id\n ffacd0b85a97d-43fea39e066so4191940f8f.1\n for <qemu-devel@nongnu.org>; Wed, 22 Apr 2026 03:10:54 -0700 (PDT)","from draig.lan ([185.124.0.195]) by smtp.gmail.com with ESMTPSA id\n ffacd0b85a97d-43fe4cb1405sm44247250f8f.4.2026.04.22.03.10.48\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Wed, 22 Apr 2026 03:10:52 -0700 (PDT)","from draig.lan (localhost [IPv6:::1])\n by draig.lan (Postfix) with ESMTP id 7475C60F3D;\n Wed, 22 Apr 2026 11:10:44 +0100 (BST)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=linaro.org; s=google; t=1776852654; x=1777457454; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=qLD556mwBZN0FOjv6jT/HPan7Y0S6BW5g1K/GkaPB6k=;\n b=KjbfbogYcpf6qTcdklRrYvxYzMDzZxBy07M1RxngPW9F78pS7pAw1Y6Dv9CuEjt37+\n AmJ0N11HxBPJW7c8UXEYNnfDsJPCgF9o8tAggz3vZjES9jYwfHEr8czGowpwhfbnPWxm\n bL6Mjh9lDCvnNVLJmF5uQKoUj/tMjPdHsrm3KocdU1cBpLJ9TzydMZPc+HQEKwYgdtSP\n kwNLM+U3aB6svBNytnAlL2H2TzC/IRLvurHi6is4fuV66KUDc9N558OTrTpMH9yxfGSY\n P1ftnXdUgG3M0cygiFra2/Y3g1GGZfscYexM/fyCkB1khmbQZVvFwzG70i1vlrEsB+q+\n RWSg==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1776852654; x=1777457454;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=qLD556mwBZN0FOjv6jT/HPan7Y0S6BW5g1K/GkaPB6k=;\n b=KDSF6vIKY/1T+SNFQBJUQbCu11yL5Yhl3CagprjbHtZGcLZqmimpH7xRr9Qgfqc5Mn\n CMMHJo8zEsHzYl22lJ/ZxjI4eouoc6mdsSAliRlzs9zYG7ERNUzJyIGv0Iz5k945gSQE\n PE1/kLAA92FXbqKMCOdOy5n0obRg7e/9Y12+Q6JzRrUknADccDKOStK2SKJGYFuJ3Oci\n 1SxY9ennGkUp4VLPijPTyNkl0QLICmrkc9+Ewl6yAPCqLew3fDte6q23dgol7XDsQUgj\n tSSxF3I8VSi9fnDU31PlnbGU8sov1KisQttD8gNhf5STLoRPcQCtxZ0JxdDkF2/KMAB+\n c52Q==","X-Gm-Message-State":"AOJu0Yw5gteUH8wtSBF0Wt0/TfgGoEhihfbNN5D0Vq9WoPnL/shFExqA\n n4n1+dSBO6ItWLOJEPHiXGirdFQSKtTbk5JPYcBv8jbqouQKNo59MhC6iZmpXlmf54s=","X-Gm-Gg":"AeBDiet53tgHMXUQ54DqWwuJngmZxNSlIdQwc6n7umvZ4sx9YsffG73c5DjuvM09zQ6\n V6kxzq8hu6r++LCGcmJPmrLcWz//F3Kx0vLruAka8z4yS6JDQc24c5DByZIEBsTe9ptpmxWlyrb\n XpQZCtpIkIRA0guIkgz8itvKOzE+nTvve6VgELlqFHq82AEZaMwgrbbc7JjqPP0QUipEiQs9kdO\n axbsLDJRHl2SApGDLVbyolvsbWrtDGlJx+FPRrzzWkcb/Cc5KoItSEUpkw/JNOzkXPG30epWOVp\n e4ybjoDEeTEtHCH0068d6RFymLE163GmU+UeJaGffR6E4Wjpn0pneiZn5MQy18pNOvU6CNypgaf\n aHEl4lcKRd5Mi+4eCTT/meNQwXJ66VahkS3BlWbnGV5S7x522SKzkqb9tpjfokltno6FfB6qLc1\n AjVcQzQmwqymgfzf+2qdVcRlpG48zPdEdGDg==","X-Received":"by 2002:a05:6000:186c:b0:43e:a703:3665 with SMTP id\n ffacd0b85a97d-43fe3e0c6femr33085614f8f.25.1776852653594;\n Wed, 22 Apr 2026 03:10:53 -0700 (PDT)","From":"=?utf-8?q?Alex_Benn=C3=A9e?= <alex.bennee@linaro.org>","To":"qemu-devel@nongnu.org","Cc":"Alexander Graf <agraf@csgraf.de>, qemu-arm@nongnu.org,\n Peter Maydell <peter.maydell@linaro.org>,\n Paolo Bonzini <pbonzini@redhat.com>,\n Mohamed Mediouni <mohamed@unpredictable.fr>, kvm@vger.kernel.org,\n Pedro Barbuda <pbarbuda@microsoft.com>,\n =?utf-8?q?Alex_Benn=C3=A9e?= <alex.bennee@linaro.org>,\n Richard Henderson <richard.henderson@linaro.org>","Subject":"[PATCH v2 13/31] target/arm: migrate gcs syndromes to registerfields","Date":"Wed, 22 Apr 2026 11:10:24 +0100","Message-ID":"<20260422101043.1234229-14-alex.bennee@linaro.org>","X-Mailer":"git-send-email 2.47.3","In-Reply-To":"<20260422101043.1234229-1-alex.bennee@linaro.org>","References":"<20260422101043.1234229-1-alex.bennee@linaro.org>","MIME-Version":"1.0","Content-Type":"text/plain; charset=UTF-8","Content-Transfer-Encoding":"8bit","Received-SPF":"pass client-ip=2a00:1450:4864:20::42c;\n envelope-from=alex.bennee@linaro.org; helo=mail-wr1-x42c.google.com","X-Spam_score_int":"-20","X-Spam_score":"-2.1","X-Spam_bar":"--","X-Spam_report":"(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no","X-Spam_action":"no action","X-BeenThere":"qemu-devel@nongnu.org","X-Mailman-Version":"2.1.29","Precedence":"list","List-Id":"qemu development <qemu-devel.nongnu.org>","List-Unsubscribe":"<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>","List-Archive":"<https://lists.nongnu.org/archive/html/qemu-devel>","List-Post":"<mailto:qemu-devel@nongnu.org>","List-Help":"<mailto:qemu-devel-request@nongnu.org?subject=help>","List-Subscribe":"<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>","Errors-To":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org"},"content":"Tweak arg names to make it clear raddr is the data address register\nnumber.\n\nReviewed-by: Richard Henderson <richard.henderson@linaro.org>\nSigned-off-by: Alex Bennée <alex.bennee@linaro.org>\n\n---\nv2\n  - rename ra->raddr to document things.\n---\n target/arm/syndrome.h | 39 +++++++++++++++++++++++++++++++++------\n 1 file changed, 33 insertions(+), 6 deletions(-)","diff":"diff --git a/target/arm/syndrome.h b/target/arm/syndrome.h\nindex 65d0de63a83..7ff8c30e2bb 100644\n--- a/target/arm/syndrome.h\n+++ b/target/arm/syndrome.h\n@@ -690,21 +690,48 @@ static inline uint32_t syn_pcalignment(void)\n     return res;\n }\n \n+/*\n+ * ISS encoding for a GCS exception\n+ *\n+ * Field validity depends on EXTYPE\n+ */\n+FIELD(GCS_ISS, IT, 0, 5)\n+FIELD(GCS_ISS, RN, 5, 5) /* only for non EXLOCK exceptions */\n+FIELD(GCS_ISS, RADDR, 10, 5) /* only for GCSSTR/GCSSTTR traps */\n+FIELD(GCS_ISS, EXTYPE, 20, 4)\n+\n static inline uint32_t syn_gcs_data_check(GCSInstructionType it, int rn)\n {\n-    return ((EC_GCS << ARM_EL_EC_SHIFT) | ARM_EL_IL |\n-            (GCS_ET_DataCheck << 20) | (rn << 5) | it);\n+    uint32_t res = syn_set_ec(0, EC_GCS);\n+    res = FIELD_DP32(res, SYNDROME, IL, 1);\n+\n+    res = FIELD_DP32(res, GCS_ISS, EXTYPE, GCS_ET_DataCheck);\n+    res = FIELD_DP32(res, GCS_ISS, RN, rn);\n+    res = FIELD_DP32(res, GCS_ISS, IT, it);\n+\n+    return res;\n }\n \n static inline uint32_t syn_gcs_exlock(void)\n {\n-    return (EC_GCS << ARM_EL_EC_SHIFT) | ARM_EL_IL | (GCS_ET_EXLOCK << 20);\n+    uint32_t res = syn_set_ec(0, EC_GCS);\n+    res = FIELD_DP32(res, SYNDROME, IL, 1);\n+\n+    res = FIELD_DP32(res, GCS_ISS, EXTYPE, GCS_ET_EXLOCK);\n+\n+    return res;\n }\n \n-static inline uint32_t syn_gcs_gcsstr(int ra, int rn)\n+static inline uint32_t syn_gcs_gcsstr(int raddr, int rn)\n {\n-    return ((EC_GCS << ARM_EL_EC_SHIFT) | ARM_EL_IL |\n-            (GCS_ET_GCSSTR_GCSSTTR << 20) | (ra << 10) | (rn << 5));\n+    uint32_t res = syn_set_ec(0, EC_GCS);\n+    res = FIELD_DP32(res, SYNDROME, IL, 1);\n+\n+    res = FIELD_DP32(res, GCS_ISS, EXTYPE, GCS_ET_GCSSTR_GCSSTTR);\n+    res = FIELD_DP32(res, GCS_ISS, RADDR, raddr);\n+    res = FIELD_DP32(res, GCS_ISS, RN, rn);\n+\n+    return res;\n }\n \n static inline uint32_t syn_serror(uint32_t extra)\n","prefixes":["v2","13/31"]}