{"id":2225743,"url":"http://patchwork.ozlabs.org/api/patches/2225743/?format=json","web_url":"http://patchwork.ozlabs.org/project/uboot/patch/20260421-mmc-mtk-sd-fixes-v1-1-5b840c546af2@baylibre.com/","project":{"id":18,"url":"http://patchwork.ozlabs.org/api/projects/18/?format=json","name":"U-Boot","link_name":"uboot","list_id":"u-boot.lists.denx.de","list_email":"u-boot@lists.denx.de","web_url":null,"scm_url":null,"webscm_url":null,"list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"msgid":"<20260421-mmc-mtk-sd-fixes-v1-1-5b840c546af2@baylibre.com>","list_archive_url":null,"date":"2026-04-21T14:24:04","name":"[1/3] mmc: mtk-sd: enable DMA on mediatek,mt8189-mmc","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"35e0a5b29b95743de9fe5e6586de8fdcfb2d0132","submitter":{"id":87228,"url":"http://patchwork.ozlabs.org/api/people/87228/?format=json","name":"David Lechner","email":"dlechner@baylibre.com"},"delegate":{"id":161331,"url":"http://patchwork.ozlabs.org/api/users/161331/?format=json","username":"dlech","first_name":"David","last_name":"Lechner","email":"dlechner@baylibre.com"},"mbox":"http://patchwork.ozlabs.org/project/uboot/patch/20260421-mmc-mtk-sd-fixes-v1-1-5b840c546af2@baylibre.com/mbox/","series":[{"id":500819,"url":"http://patchwork.ozlabs.org/api/series/500819/?format=json","web_url":"http://patchwork.ozlabs.org/project/uboot/list/?series=500819","date":"2026-04-21T14:24:03","name":"mmc: mtk-sd: fix HS200 mode writes on mt8189","version":1,"mbox":"http://patchwork.ozlabs.org/series/500819/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2225743/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2225743/checks/","tags":{},"related":[],"headers":{"Return-Path":"<u-boot-bounces@lists.denx.de>","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=baylibre-com.20251104.gappssmtp.com\n header.i=@baylibre-com.20251104.gappssmtp.com header.a=rsa-sha256\n header.s=20251104 header.b=YOkygLOI;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=lists.denx.de\n (client-ip=85.214.62.61; helo=phobos.denx.de;\n envelope-from=u-boot-bounces@lists.denx.de; receiver=patchwork.ozlabs.org)","phobos.denx.de;\n dmarc=none (p=none dis=none) header.from=baylibre.com","phobos.denx.de;\n spf=pass smtp.mailfrom=u-boot-bounces@lists.denx.de","phobos.denx.de;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=baylibre-com.20251104.gappssmtp.com\n header.i=@baylibre-com.20251104.gappssmtp.com header.b=\"YOkygLOI\";\n\tdkim-atps=neutral","phobos.denx.de;\n dmarc=none (p=none dis=none) header.from=baylibre.com","phobos.denx.de;\n spf=pass smtp.mailfrom=dlechner@baylibre.com"],"Received":["from phobos.denx.de (phobos.denx.de [85.214.62.61])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g0Pkq0dTxz1yGs\n\tfor <incoming@patchwork.ozlabs.org>; Wed, 22 Apr 2026 00:24:51 +1000 (AEST)","from h2850616.stratoserver.net (localhost [IPv6:::1])\n\tby phobos.denx.de (Postfix) with ESMTP id 6B0DB841C8;\n\tTue, 21 Apr 2026 16:24:42 +0200 (CEST)","by phobos.denx.de (Postfix, from userid 109)\n id DACC183BC8; Tue, 21 Apr 2026 16:24:40 +0200 (CEST)","from mail-oi1-x229.google.com (mail-oi1-x229.google.com\n [IPv6:2607:f8b0:4864:20::229])\n (using TLSv1.3 with cipher TLS_AES_128_GCM_SHA256 (128/128 bits))\n (No client certificate requested)\n by phobos.denx.de (Postfix) with ESMTPS id B7B8B83C51\n for <u-boot@lists.denx.de>; Tue, 21 Apr 2026 16:24:38 +0200 (CEST)","by mail-oi1-x229.google.com with SMTP id\n 5614622812f47-479dc6d26e3so847145b6e.0\n for <u-boot@lists.denx.de>; Tue, 21 Apr 2026 07:24:38 -0700 (PDT)","from [127.0.1.1] ([2600:8803:e7e4:500:dc5a:64e5:1cd3:94d5])\n by smtp.gmail.com with ESMTPSA id\n 5614622812f47-4799fead505sm9217965b6e.2.2026.04.21.07.24.36\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Tue, 21 Apr 2026 07:24:36 -0700 (PDT)"],"X-Spam-Checker-Version":"SpamAssassin 3.4.2 (2018-09-13) on phobos.denx.de","X-Spam-Level":"","X-Spam-Status":"No, score=-1.9 required=5.0 tests=BAYES_00,DKIM_SIGNED,\n DKIM_VALID,RCVD_IN_DNSWL_BLOCKED,SPF_HELO_NONE,SPF_PASS autolearn=ham\n autolearn_force=no version=3.4.2","DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=baylibre-com.20251104.gappssmtp.com; s=20251104; t=1776781477;\n x=1777386277;\n darn=lists.denx.de;\n h=cc:to:in-reply-to:references:message-id:content-transfer-encoding\n :mime-version:subject:date:from:from:to:cc:subject:date:message-id\n :reply-to; bh=TkeoBT99LPnAjg7i+H4uCoYpBE/CL9PmVWgt4zE3tGQ=;\n b=YOkygLOIkupmVELhe45cFbsuRGZdHLkIkaqrLoKyGU62aLE2JDB5ZvZW1oNJlBpoUz\n wDqvYrSEYo+9tMe9b0xTa2fawlXNwo83SP1fVCd8gAZF0gNYTdjB3Nzi7P0BWE+1qrEy\n g+mIALxOVTcOtQzxBmXKV98iOg31gQLCmzu9tn4hy/POj7tnZdfdCejMu36EZpaqH5t7\n MuDC56/WqsJ67AnZ37VJHKy7dRRp9ULI6/e8gaeLeSkAm+C5MvUSf9YHcPUQleC45F/g\n uwjQ5uuo2vZWSVsMr6KCcFO8AGAE7xUYxh8SZQVZpQ0U0Ml5RBzjEXvN+/Z8Q7RsqzZx\n bAwg==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1776781477; x=1777386277;\n h=cc:to:in-reply-to:references:message-id:content-transfer-encoding\n :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to\n :cc:subject:date:message-id:reply-to;\n bh=TkeoBT99LPnAjg7i+H4uCoYpBE/CL9PmVWgt4zE3tGQ=;\n b=eAYt11PiuoXZyU9HrYwd7vCWBe15ZwTUms3CM2WT14Tmo6V5VtsebYUOvNVV50Qavl\n s4TbMuqBFqHDuOGB5ZlrleLIAJh18S6mPqu9rOOLzdbyfVfgRVCEHfsXJpLBRvVOI9Mw\n de0R/EY18DzxYoRYpS/1xoIBvxfFyillux8b/eujN6AVIhnyIMHlmdDphzZVVA4esygF\n x8SMc9Zw42w7smPLs73cntiIuiAeDHIDn/Al9tOsuKsDMkuu/SKEK0hG2O7HAivuCiPg\n U+8Y/Q8HjKMhYzScSmT8n5DVcZvorZJ1wIQHZvqtH4JwbbsCU1ZgWH+kghImD6uqP13g\n 6/0w==","X-Forwarded-Encrypted":"i=1;\n AFNElJ+QkQh5MdiWIkZqUTrfHglgcsej+TnSIineSGdtb13gdgwqWNzAZTPCxmQLo9JMqI00jMDrl2g=@lists.denx.de","X-Gm-Message-State":"AOJu0YwBDYADm2QV+ZopnlJxmuVaheqO568J4VUFYK6itDIUxHKACarq\n jK/xJLogkHfTaSAAOzyZDu985W5PtDslxTlyiwSnB0SfDaxWcENVBy1ThrNZ/BIlZQc=","X-Gm-Gg":"AeBDies2wFp1yShfoPN6XL0vBQ5B+BW1Xr6Ww1pE0pEznYgeXU13vBcVxn3y9Yj9M33\n NtkapqdR7gkBXp84KZD/6M2ty8Cc3VxxuXXnyRQf+g1bdiDlx+U7TgFYPUr74xhQkWX5/G8iLaY\n DbH5f3rB+yHZFYe13fDhATe8cL/g1IpEGCUVWAw0qEkobrNa3uJnFcACvrUX2bKNf3+RMPTWtqN\n JW1u06fhBykRa6S/HCvk/5qnmLFDaus+A+1JqMfkinW3JPNvhsaXk72ldNBd4Gyb7PyO6r6Iqs/\n ypGISHR+1HDAK1kaTQaV6YcHk23ccG2Y+JkHgLTdgICantVXUYblVNTIlfkEc/Qfxn2yoUfnVWf\n ZAyp4HXt5TDssRw1Z8MJt98z6T+UXMjEs7Rdn2mqLzfIThC0E/cPBCHbUD8XwsTrLsixZI1COXk\n AupeOQk4JmddNnY73AGCts8OvZOryizww/iTk54A4=","X-Received":"by 2002:a05:6808:309c:b0:479:db65:8db0 with SMTP id\n 5614622812f47-479db65944emr3692511b6e.3.1776781477310;\n Tue, 21 Apr 2026 07:24:37 -0700 (PDT)","From":"David Lechner <dlechner@baylibre.com>","Date":"Tue, 21 Apr 2026 09:24:04 -0500","Subject":"[PATCH 1/3] mmc: mtk-sd: enable DMA on mediatek,mt8189-mmc","MIME-Version":"1.0","Content-Type":"text/plain; charset=\"utf-8\"","Content-Transfer-Encoding":"7bit","Message-Id":"<20260421-mmc-mtk-sd-fixes-v1-1-5b840c546af2@baylibre.com>","References":"<20260421-mmc-mtk-sd-fixes-v1-0-5b840c546af2@baylibre.com>","In-Reply-To":"<20260421-mmc-mtk-sd-fixes-v1-0-5b840c546af2@baylibre.com>","To":"\"ht.lin\" <ht.lin@mediatek.com>, Ryder Lee <ryder.lee@mediatek.com>,\n Weijie Gao <weijie.gao@mediatek.com>,\n Chunfeng Yun <chunfeng.yun@mediatek.com>,\n Igor Belwon <igor.belwon@mentallysanemainliners.org>,\n GSS_MTK_Uboot_upstream <GSS_MTK_Uboot_upstream@mediatek.com>,\n Peng Fan <peng.fan@nxp.com>, Jaehoon Chung <jh80.chung@samsung.com>,\n Tom Rini <trini@konsulko.com>, Simon Glass <sjg@chromium.org>","Cc":"=?utf-8?b?TWFjcGF1bCBMaW4gKOael+aZuuaWjCk=?= <Macpaul.Lin@mediatek.com>,\n\t=?utf-8?b?V2VpamllIEdhbyAo6auY5oOf5p2wKQ==?= <Weijie.Gao@mediatek.com>,\n  Julien Stephan <jstephan@baylibre.com>, u-boot@lists.denx.de,\n  David Lechner <dlechner@baylibre.com>","X-Mailer":"b4 0.16-dev","X-Developer-Signature":"v=1; a=openpgp-sha256; l=761; i=dlechner@baylibre.com;\n h=from:subject:message-id;\n bh=GPjwiHzK4fE6IEZ72RMQYWnvGTEDeEyH8Bv0CLx9PVE=;\n b=owEBhAF7/pANAwAKAcLMIAH/AY/AAcsmYgBp54iQ1NBJfjpfrMGcdBX0nb4G5HsYlkCadT/8K\n wnoqoYfAOOJAUoEAAEKADQWIQTsGNmeYg6D1pzYaJjCzCAB/wGPwAUCaeeIkBYcZGxlY2huZXJA\n YmF5bGlicmUuY29tAAoJEMLMIAH/AY/AEx0H/1LAzTWxiBLWiE3l5Ngy7ppVjZVLCZLdnCQnYaj\n c6CCFoH/KbrsRv6/2UNGSwaCq1sTFBd4ZLSESe6sg5M4EuwFZxU8levvW+r1GQo/Q3N6uCulHP/\n /orX6J9e4LQHHoE2GX5pwYUv2d8Y+jH5jLoSZXVhto0PdTOOmA0OnFHDz3WncA8cf6qlUXSasV7\n 56PO1uR+fnUW5T4vTAXX1ifwyBfNdUdOY/zTDCppVD1YRm+xKsOIQVo58fKK3djRR7rerw4PQqJ\n 7uNcg+7QU2+FizG/oSPYUDUCe5iJFVtE458poRHZNnDBhhuIa9NUy6XdAVFEAwR2iG05vxGJDX+\n 4JL4=","X-Developer-Key":"i=dlechner@baylibre.com; a=openpgp;\n fpr=8A73D82A6A1F509907F373881F8AF88C82F77C03","X-BeenThere":"u-boot@lists.denx.de","X-Mailman-Version":"2.1.39","Precedence":"list","List-Id":"U-Boot discussion <u-boot.lists.denx.de>","List-Unsubscribe":"<https://lists.denx.de/options/u-boot>,\n <mailto:u-boot-request@lists.denx.de?subject=unsubscribe>","List-Archive":"<https://lists.denx.de/pipermail/u-boot/>","List-Post":"<mailto:u-boot@lists.denx.de>","List-Help":"<mailto:u-boot-request@lists.denx.de?subject=help>","List-Subscribe":"<https://lists.denx.de/listinfo/u-boot>,\n <mailto:u-boot-request@lists.denx.de?subject=subscribe>","Errors-To":"u-boot-bounces@lists.denx.de","Sender":"\"U-Boot\" <u-boot-bounces@lists.denx.de>","X-Virus-Scanned":"clamav-milter 0.103.8 at phobos.denx.de","X-Virus-Status":"Clean"},"content":"Enable DMA on mediatek,mt8189-mmc compatible. The issue that was\npreventing DMA from working correctly was fixed by the\nget_effective_memsize() implementation in commit a7c682565b4b (\"arm:\nmediatek: add support of MT8189 SoC family\").\n\nSigned-off-by: David Lechner <dlechner@baylibre.com>\n---\n drivers/mmc/mtk-sd.c | 1 +\n 1 file changed, 1 insertion(+)","diff":"diff --git a/drivers/mmc/mtk-sd.c b/drivers/mmc/mtk-sd.c\nindex 7a4bdee7496..d2472ae7efe 100644\n--- a/drivers/mmc/mtk-sd.c\n+++ b/drivers/mmc/mtk-sd.c\n@@ -1987,6 +1987,7 @@ static const struct msdc_compatible mt8189_compat = {\n \t.busy_check = true,\n \t.stop_clk_fix = true,\n \t.enhance_rx = true,\n+\t.use_dma_mode = true,\n };\n \n static const struct udevice_id msdc_ids[] = {\n","prefixes":["1/3"]}