{"id":2225474,"url":"http://patchwork.ozlabs.org/api/patches/2225474/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-26-richard.henderson@linaro.org/","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"msgid":"<20260421051346.41106-26-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:34","name":"[25/37] target/arm: Rename SME BFCVT patterns to BFCVT_hs","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"982a4902d7b895177d53340764d70893d10b0efa","submitter":{"id":72104,"url":"http://patchwork.ozlabs.org/api/people/72104/?format=json","name":"Richard Henderson","email":"richard.henderson@linaro.org"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-26-richard.henderson@linaro.org/mbox/","series":[{"id":500729,"url":"http://patchwork.ozlabs.org/api/series/500729/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/list/?series=500729","date":"2026-04-21T05:13:11","name":"target/arm: Implement FEAT_FAMINMAX, FEAT_FPMR, FEAT_FP8","version":1,"mbox":"http://patchwork.ozlabs.org/series/500729/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2225474/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2225474/checks/","tags":{},"related":[],"headers":{"Return-Path":"<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=linaro.org header.i=@linaro.org header.a=rsa-sha256\n header.s=google header.b=S7ozD9Qw;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)"],"Received":["from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g09dw51M0z1yCv\n\tfor <incoming@patchwork.ozlabs.org>; Tue, 21 Apr 2026 15:19:48 +1000 (AEST)","from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1wF3Sb-0000UP-0F; Tue, 21 Apr 2026 01:15:45 -0400","from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <richard.henderson@linaro.org>)\n id 1wF3Ro-0008AX-UB\n for qemu-devel@nongnu.org; Tue, 21 Apr 2026 01:14:57 -0400","from mail-pl1-x631.google.com ([2607:f8b0:4864:20::631])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from <richard.henderson@linaro.org>)\n id 1wF3Rm-0006eB-JC\n for qemu-devel@nongnu.org; Tue, 21 Apr 2026 01:14:56 -0400","by mail-pl1-x631.google.com with SMTP id\n d9443c01a7336-2b2589c26e3so34131405ad.1\n for <qemu-devel@nongnu.org>; Mon, 20 Apr 2026 22:14:52 -0700 (PDT)","from stoup.. ([180.233.125.15]) by smtp.gmail.com with ESMTPSA id\n d9443c01a7336-2b5fab0cddfsm174631715ad.49.2026.04.20.22.14.49\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Mon, 20 Apr 2026 22:14:51 -0700 (PDT)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=linaro.org; s=google; t=1776748492; x=1777353292; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=127uBHcVT1oBIbFF2ckf3+yTVZK3U9JgwdEZdx7lwQY=;\n b=S7ozD9QwUH74iZtHeA+yUZugKoSxsOONUBPzk99481OPi2tomcwF6VreZnrnFH6rE5\n GfwpKj5oW+Yw+yosRT8yRUXGwKG9sLfP8AITARwL28qGEhGLcCQKtMc6Rt+1mjdD3vdK\n 8loLnswKhvRRvXXb53SQhD0rj1N2bUhILeaOdpPVCzyndxv3IX0S3D0VZyzBiZuwfDC5\n t89XolqkA+IK/L4edeYiquVtaqfHitZLWG3Bc37SlshEVUzkEB4vbtcXmzp7cZQoBnN8\n tRTZ2Flfpo5ZmhuHB7BFbzctCNj5b3O7pP4r0xeKSkpDzS382Xk27GULP7laaXRz/7As\n nZdw==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1776748492; x=1777353292;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=127uBHcVT1oBIbFF2ckf3+yTVZK3U9JgwdEZdx7lwQY=;\n b=Z0TW7ujOW3eRExZbm3NsyZfc0qbddgLPy+t5ZLMRBnKvF7VqoBJNgsUeuywvd1dmPh\n HaJ5PmKmB7xJHuNKJMCAvVn/vklu7q2e6v48araUfQaiwV01hpKh24D5oFiwlIewpBPP\n bA9A1SnTNomoZg/Y/9/r6/rv8WL4J0tmg0pwD8k8k3WD92FGBUbiDz1PxdqlxhdADoJO\n 7+5BDVZX35hiLmJxV9vlhU1wb6S/sYOUA6+chS7eTVomhtaI4J3VLa1t9TK6ggfDaedi\n MGz2fhe61REUcAEAKd1wZsbSYH3X8IVVeO+bFZ8Q9iLjunhzMiXKnjy86r3FPY0aO82c\n DO3g==","X-Gm-Message-State":"AOJu0Yx7sdcMeY44Qwj8s1IC/k3Y7CwLwdPY9gbKEwuxDPhteojWs6JF\n HI2Yyw/B1kWZBOmYqfvehryNivqf7EpQNrRp5doJoIdJuWnX4C+DQPsAmP9bM4KvTRubvlo4JlD\n tttDx8Bc=","X-Gm-Gg":"AeBDieu/00B+vcUnuLP4Cvz9W24JVAovz6glfAO2jZXoqUauS0YXsyvbCStBgSDrxzR\n aAgfFqtuEHyJBof/QAfkt1k2ZmvS78fB1Msg5FMCamBINrnikqbTfwGzBSBgP11uj1wh+OZHsDL\n pgiE0nQFxMO+GdLxH9QBflNs1ePl0jypDIvmN8GM7o5D+aPUn7R9CRB0qyJKE0DMclwg9sFhDw3\n r3zdgmlgZ72nxbaAdONC2adihAtgDn0wuK4NzEkIQUoGIPtmH50cEghT7z42Lkvt2l7B7KwBpyK\n oEN5HFRS4o/eAxW++kPxI1SZ4MkJtKToooN/UqqP9yAd+hlvBPD3Ofb9y43ybePnlVVNikxB5A7\n p/2fUCCNgoHN5XHUedTa2pQ8x5ad8UurX+eJaxMqRwoZ9rHxOBTnA+oC8yuW6kaCKpD9JH4ZP9x\n WP7kj+lBIBApxJiskLrqXnp/l7BmWv2slfE0vRme3j","X-Received":"by 2002:a17:902:7c0f:b0:2b2:b117:1e16 with SMTP id\n d9443c01a7336-2b5f9f7e95fmr123067035ad.20.1776748491520;\n Mon, 20 Apr 2026 22:14:51 -0700 (PDT)","From":"Richard Henderson <richard.henderson@linaro.org>","To":"qemu-devel@nongnu.org","Cc":"qemu-arm@nongnu.org","Subject":"[PATCH 25/37] target/arm: Rename SME BFCVT patterns to BFCVT_hs","Date":"Tue, 21 Apr 2026 15:13:34 +1000","Message-ID":"<20260421051346.41106-26-richard.henderson@linaro.org>","X-Mailer":"git-send-email 2.43.0","In-Reply-To":"<20260421051346.41106-1-richard.henderson@linaro.org>","References":"<20260421051346.41106-1-richard.henderson@linaro.org>","MIME-Version":"1.0","Content-Transfer-Encoding":"8bit","Received-SPF":"pass client-ip=2607:f8b0:4864:20::631;\n envelope-from=richard.henderson@linaro.org; helo=mail-pl1-x631.google.com","X-Spam_score_int":"-20","X-Spam_score":"-2.1","X-Spam_bar":"--","X-Spam_report":"(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no","X-Spam_action":"no action","X-BeenThere":"qemu-devel@nongnu.org","X-Mailman-Version":"2.1.29","Precedence":"list","List-Id":"qemu development <qemu-devel.nongnu.org>","List-Unsubscribe":"<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>","List-Archive":"<https://lists.nongnu.org/archive/html/qemu-devel>","List-Post":"<mailto:qemu-devel@nongnu.org>","List-Help":"<mailto:qemu-devel-request@nongnu.org?subject=help>","List-Subscribe":"<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>","Errors-To":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org"},"content":"The existing pattern is BFCVT (BFloat16 to 8-bit floating-point).\nIn preparation for introducing more insns of the same name,\nappend the operand sizes.\n\nSigned-off-by: Richard Henderson <richard.henderson@linaro.org>\n---\n target/arm/tcg/helper-sme-defs.h | 2 +-\n target/arm/tcg/sme_helper.c      | 2 +-\n target/arm/tcg/translate-sme.c   | 4 ++--\n target/arm/tcg/sme.decode        | 2 +-\n 4 files changed, 5 insertions(+), 5 deletions(-)","diff":"diff --git a/target/arm/tcg/helper-sme-defs.h b/target/arm/tcg/helper-sme-defs.h\nindex c551797c6f..01aad4c231 100644\n--- a/target/arm/tcg/helper-sme-defs.h\n+++ b/target/arm/tcg/helper-sme-defs.h\n@@ -250,7 +250,7 @@ DEF_HELPER_FLAGS_5(sme2_umlsll_idx_d, TCG_CALL_NO_RWG, void, ptr, ptr, ptr, ptr,\n DEF_HELPER_FLAGS_5(sme2_usmlall_idx_s, TCG_CALL_NO_RWG, void, ptr, ptr, ptr, ptr, i32)\n DEF_HELPER_FLAGS_5(sme2_sumlall_idx_s, TCG_CALL_NO_RWG, void, ptr, ptr, ptr, ptr, i32)\n \n-DEF_HELPER_FLAGS_4(sme2_bfcvt, TCG_CALL_NO_RWG, void, ptr, ptr, fpst, i32)\n+DEF_HELPER_FLAGS_4(sme2_bfcvt_hs, TCG_CALL_NO_RWG, void, ptr, ptr, fpst, i32)\n DEF_HELPER_FLAGS_4(sme2_bfcvtn, TCG_CALL_NO_RWG, void, ptr, ptr, fpst, i32)\n DEF_HELPER_FLAGS_4(sme2_fcvt_n, TCG_CALL_NO_RWG, void, ptr, ptr, fpst, i32)\n DEF_HELPER_FLAGS_4(sme2_fcvtn, TCG_CALL_NO_RWG, void, ptr, ptr, fpst, i32)\ndiff --git a/target/arm/tcg/sme_helper.c b/target/arm/tcg/sme_helper.c\nindex 0055e97a2b..a0f03c4671 100644\n--- a/target/arm/tcg/sme_helper.c\n+++ b/target/arm/tcg/sme_helper.c\n@@ -1742,7 +1742,7 @@ DO_MLALL_IDX(sme2_sumlall_idx_s, uint32_t, int8_t, uint8_t, H4, H1, +)\n #undef DO_MLALL_IDX\n \n /* Convert and compress */\n-void HELPER(sme2_bfcvt)(void *vd, void *vs, float_status *fpst, uint32_t desc)\n+void HELPER(sme2_bfcvt_hs)(void *vd, void *vs, float_status *fpst, uint32_t desc)\n {\n     ARMVectorReg scratch;\n     size_t oprsz = simd_oprsz(desc);\ndiff --git a/target/arm/tcg/translate-sme.c b/target/arm/tcg/translate-sme.c\nindex c6a8eec32c..1267d3e65f 100644\n--- a/target/arm/tcg/translate-sme.c\n+++ b/target/arm/tcg/translate-sme.c\n@@ -1447,8 +1447,8 @@ static bool do_zz_fpst(DisasContext *s, arg_zz_n *a, int data,\n     return true;\n }\n \n-TRANS_FEAT(BFCVT, aa64_sme2, do_zz_fpst, a, 0,\n-           FPST_A64, gen_helper_sme2_bfcvt)\n+TRANS_FEAT(BFCVT_hs, aa64_sme2, do_zz_fpst, a, 0,\n+           FPST_A64, gen_helper_sme2_bfcvt_hs)\n TRANS_FEAT(BFCVTN, aa64_sme2, do_zz_fpst, a, 0,\n            FPST_A64, gen_helper_sme2_bfcvtn)\n TRANS_FEAT(FCVT_n, aa64_sme2, do_zz_fpst, a, 0,\ndiff --git a/target/arm/tcg/sme.decode b/target/arm/tcg/sme.decode\nindex ee874be1a6..7a8e1abb59 100644\n--- a/target/arm/tcg/sme.decode\n+++ b/target/arm/tcg/sme.decode\n@@ -789,7 +789,7 @@ SUB_aaz_d       11000001 111 000010 .. 111 ...00 11 ...     @az_4x4_o3\n @zz_4x2_n1      ........ ... ..... ...... .... . .....      \\\n                 &zz_n n=1 zd=%zd_ax4 zn=%zn_ax2\n \n-BFCVT           11000001 011 00000 111000 ....0 .....       @zz_1x2\n+BFCVT_hs        11000001 011 00000 111000 ....0 .....       @zz_1x2\n BFCVTN          11000001 011 00000 111000 ....1 .....       @zz_1x2\n \n FCVT_n          11000001 001 00000 111000 ....0 .....       @zz_1x2\n","prefixes":["25/37"]}