{"id":2225466,"url":"http://patchwork.ozlabs.org/api/patches/2225466/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-36-richard.henderson@linaro.org/","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"msgid":"<20260421051346.41106-36-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:44","name":"[35/37] target/arm: Implement FCVT (FP16 to FP8) for SME","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"a832a5ca8b1d425dce4036a8c48d04bf1a4f2c2f","submitter":{"id":72104,"url":"http://patchwork.ozlabs.org/api/people/72104/?format=json","name":"Richard Henderson","email":"richard.henderson@linaro.org"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-36-richard.henderson@linaro.org/mbox/","series":[{"id":500729,"url":"http://patchwork.ozlabs.org/api/series/500729/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/list/?series=500729","date":"2026-04-21T05:13:11","name":"target/arm: Implement FEAT_FAMINMAX, FEAT_FPMR, FEAT_FP8","version":1,"mbox":"http://patchwork.ozlabs.org/series/500729/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2225466/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2225466/checks/","tags":{},"related":[],"headers":{"Return-Path":"<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=linaro.org header.i=@linaro.org header.a=rsa-sha256\n header.s=google header.b=Fr3EHE6X;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)"],"Received":["from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g09dM5W6Bz1yCv\n\tfor <incoming@patchwork.ozlabs.org>; Tue, 21 Apr 2026 15:19:19 +1000 (AEST)","from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1wF3Sd-0000XO-4u; Tue, 21 Apr 2026 01:15:47 -0400","from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <richard.henderson@linaro.org>)\n id 1wF3SA-00005C-KN\n for qemu-devel@nongnu.org; Tue, 21 Apr 2026 01:15:28 -0400","from mail-pl1-x62d.google.com ([2607:f8b0:4864:20::62d])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from <richard.henderson@linaro.org>)\n id 1wF3S8-0006vm-O5\n for qemu-devel@nongnu.org; Tue, 21 Apr 2026 01:15:18 -0400","by mail-pl1-x62d.google.com with SMTP id\n d9443c01a7336-2b299b3c739so17247565ad.3\n for <qemu-devel@nongnu.org>; Mon, 20 Apr 2026 22:15:16 -0700 (PDT)","from stoup.. ([180.233.125.15]) by smtp.gmail.com with ESMTPSA id\n d9443c01a7336-2b5fab0cddfsm174631715ad.49.2026.04.20.22.15.13\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Mon, 20 Apr 2026 22:15:14 -0700 (PDT)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=linaro.org; s=google; t=1776748515; x=1777353315; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=89Ve9V43x0EDfFcuX4z32PJFwEIHKLJcoTkwxamYsNA=;\n b=Fr3EHE6XIbiz3QMU3BHwOV5CTeIgS6VSV6Gy5hpfxSbc8l2sRkfJv0JijpbJgKJdTz\n iymClDR2JmBV6EBaHZmEn5JnXZixqnxkJYlz1w6mrIxIschBH1NkWPuU3Y9Etfi/ldjZ\n nNXZIo8p/jLNCYF7qmG7+rmtVbzrjAJ3RsRh/adc4UFr/OWCBSEqp08stSnPZJ6+wkNb\n 50/W6gnHuPEhknbIFGOf59PCGMjNqzY41OJ2Eucteap09Er/yvwBvWe8H9bS0wAZjScV\n /epM3+V9EjD/aR5OkbJ/ve3i0kUk0wsSF0VTrgtTZkjl60nS+zaJ7KYlenNaKtO40syl\n 0M6w==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1776748515; x=1777353315;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=89Ve9V43x0EDfFcuX4z32PJFwEIHKLJcoTkwxamYsNA=;\n b=AI3DGDOf94e2edkqpiWbz+oRGTEjYv0hqR+CcstKXNxQSOzSuhDNNxQVXHnxOVMFx5\n kejDZAJ5BHgbhTZnemKpG/r9TrRyP7IFqd0D+xPP5TmgRmwkPQtU+xVPmDMe7+ZHcn9C\n i6WbXIFqE1KAAwYiHvfq7MvNhicaoAtYJdKesdHX/UWB95SR3ILa/+RhbwF+qUGHGJ2j\n 7wYFIUMU8BmKsOJd38iEPU4FNsFYTaUvJ38gSMFqj4bIDeRBb8n/nXhDLRVYeDqhwbAR\n sOyggHedT7q0YlhBb7dkTjG/Vgo9Eo1S7hndJtkmV2onrvLYm2Ui6KH0KRgHnMlr8xop\n UzhQ==","X-Gm-Message-State":"AOJu0YwdwK6JSNLHTdRSp+mS8UEh2VG9u0Mp8J+Nimydveg4YO9r9PXD\n VqsReZJVCn9LIZKUrmuGbES+MRA2kr307DMoXnKYfELD/BNM4bCwvvSXpqQEwV4lvHpNAlahNPg\n hL/QEjGE=","X-Gm-Gg":"AeBDiesrMuyCkrWUSHMAk9sGiF+bezSYhalyR8BnOgB00DnQKsLn1zKfgwnLQeb6940\n CxsHBiVPe5HBnocNDQuqaava+59cav/G01NDEbxRffkvC7xb0bpxPG/5niDz++o7sLPEDHDy8x2\n OA6nlQadxtuGSTJ9oGvxfo6r/TyvbyURyh6chkGzTs2c+q+Sn7ADOgAxvZdKayzGLL6UTXZkai8\n HzaS4707zQbbwYDAt06fOjWj57lzzuTHqpHdcUhO2sYpJThfCox+/C1Rmm5OyQJpAlF71R8sw7a\n jIx6txemrqXZVFTqnnqzQ9Ux3rpBGZpXMTJkwsEnmFh2HSfaFXCf7/VRJWbIwVutdmUz+0Vr7YJ\n sSbbIsrNCzMqsq479Ug3oLse7h4q6rycIM94b4knfQV381r4Q1XCqAfxuCqROfmtF7hVOydLIrG\n jXZnvhqTHZLziTTviqtNiVdN0z1fVZKN/Jod/riBSJC7SjqQ4Jg+A=","X-Received":"by 2002:a17:903:166e:b0:2b0:a957:304 with SMTP id\n d9443c01a7336-2b5f9e85b42mr178905355ad.6.1776748515180;\n Mon, 20 Apr 2026 22:15:15 -0700 (PDT)","From":"Richard Henderson <richard.henderson@linaro.org>","To":"qemu-devel@nongnu.org","Cc":"qemu-arm@nongnu.org","Subject":"[PATCH 35/37] target/arm: Implement FCVT (FP16 to FP8) for SME","Date":"Tue, 21 Apr 2026 15:13:44 +1000","Message-ID":"<20260421051346.41106-36-richard.henderson@linaro.org>","X-Mailer":"git-send-email 2.43.0","In-Reply-To":"<20260421051346.41106-1-richard.henderson@linaro.org>","References":"<20260421051346.41106-1-richard.henderson@linaro.org>","MIME-Version":"1.0","Content-Transfer-Encoding":"8bit","Received-SPF":"pass client-ip=2607:f8b0:4864:20::62d;\n envelope-from=richard.henderson@linaro.org; helo=mail-pl1-x62d.google.com","X-Spam_score_int":"-20","X-Spam_score":"-2.1","X-Spam_bar":"--","X-Spam_report":"(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no","X-Spam_action":"no action","X-BeenThere":"qemu-devel@nongnu.org","X-Mailman-Version":"2.1.29","Precedence":"list","List-Id":"qemu development <qemu-devel.nongnu.org>","List-Unsubscribe":"<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>","List-Archive":"<https://lists.nongnu.org/archive/html/qemu-devel>","List-Post":"<mailto:qemu-devel@nongnu.org>","List-Help":"<mailto:qemu-devel-request@nongnu.org?subject=help>","List-Subscribe":"<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>","Errors-To":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org"},"content":"Signed-off-by: Richard Henderson <richard.henderson@linaro.org>\n---\n target/arm/tcg/translate-sme.c | 16 ++++++++++++++++\n target/arm/tcg/sme.decode      |  2 ++\n 2 files changed, 18 insertions(+)","diff":"diff --git a/target/arm/tcg/translate-sme.c b/target/arm/tcg/translate-sme.c\nindex 29d116a57a..b112f16cd7 100644\n--- a/target/arm/tcg/translate-sme.c\n+++ b/target/arm/tcg/translate-sme.c\n@@ -1555,6 +1555,22 @@ TRANS_FEAT(BF2CVT, aa64_sme2_f8cvt, do_f8cvt, a, gen_helper_sme2_bfcvt_hb, 1)\n TRANS_FEAT(BF1CVTL, aa64_sme2_f8cvt, do_f8cvt, a, gen_helper_sme2_bfcvtl_hb, 0)\n TRANS_FEAT(BF2CVTL, aa64_sme2_f8cvt, do_f8cvt, a, gen_helper_sme2_bfcvtl_hb, 1)\n \n+static bool trans_FCVT_bh(DisasContext *s, arg_zz_n *a)\n+{\n+    if (!dc_isar_feature(aa64_sme2_f8cvt, s)) {\n+        return false;\n+    }\n+    if (fpmr_access_check(s) && sme_sm_enabled_check(s)) {\n+        int svl = streaming_vec_reg_size(s);\n+        tcg_gen_gvec_3_ptr(vec_full_reg_offset(s, a->zd),\n+                           vec_full_reg_offset(s, a->zn),\n+                           vec_full_reg_offset(s, a->zn + 1),\n+                           tcg_env, svl, svl,\n+                           FPST_ZA << 2, gen_helper_gvec_fcvt_bh);\n+    }\n+    return true;\n+}\n+\n static bool do_zipuzp_4(DisasContext *s, arg_zz_e *a,\n                         gen_helper_gvec_2 * const fn[5])\n {\ndiff --git a/target/arm/tcg/sme.decode b/target/arm/tcg/sme.decode\nindex d6192eb59d..a02bcc0e22 100644\n--- a/target/arm/tcg/sme.decode\n+++ b/target/arm/tcg/sme.decode\n@@ -863,6 +863,8 @@ BF2CVT          11000001 111 00110 111000 ..... ....0       @zz_2x1\n BF1CVTL         11000001 011 00110 111000 ..... ....1       @zz_2x1\n BF2CVTL         11000001 111 00110 111000 ..... ....1       @zz_2x1\n \n+FCVT_bh         11000001 001 00100 111000 ....0 .....       @zz_1x2\n+\n ZIP_4           11000001 esz:2 1 10110 111000 ...00 ... 00   \\\n                 &zz_e zd=%zd_ax4 zn=%zn_ax4\n ZIP_4           11000001 001     10111 111000 ...00 ... 00   \\\n","prefixes":["35/37"]}