{"id":2225441,"url":"http://patchwork.ozlabs.org/api/patches/2225441/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-3-richard.henderson@linaro.org/","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"msgid":"<20260421051346.41106-3-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-04-21T05:13:11","name":"[02/37] target/arm: Implement FEAT_FAMINMAX for AdvSIMD","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"ee9232df29455b761935f876ced05769c865caad","submitter":{"id":72104,"url":"http://patchwork.ozlabs.org/api/people/72104/?format=json","name":"Richard Henderson","email":"richard.henderson@linaro.org"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260421051346.41106-3-richard.henderson@linaro.org/mbox/","series":[{"id":500729,"url":"http://patchwork.ozlabs.org/api/series/500729/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/list/?series=500729","date":"2026-04-21T05:13:11","name":"target/arm: Implement FEAT_FAMINMAX, FEAT_FPMR, FEAT_FP8","version":1,"mbox":"http://patchwork.ozlabs.org/series/500729/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2225441/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2225441/checks/","tags":{},"related":[],"headers":{"Return-Path":"","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=linaro.org header.i=@linaro.org header.a=rsa-sha256\n header.s=google header.b=jVh8NeLd;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)"],"Received":["from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4g09Xx6Q6Fz1yCv\n\tfor ; Tue, 21 Apr 2026 15:15:28 +1000 (AEST)","from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from )\n\tid 1wF3Rm-00083h-Kq; Tue, 21 Apr 2026 01:14:56 -0400","from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from )\n id 1wF3Qu-0007uu-Tf\n for qemu-devel@nongnu.org; Tue, 21 Apr 2026 01:14:01 -0400","from mail-pl1-x62a.google.com ([2607:f8b0:4864:20::62a])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from )\n id 1wF3Qs-0006KE-Rd\n for qemu-devel@nongnu.org; Tue, 21 Apr 2026 01:14:00 -0400","by mail-pl1-x62a.google.com with SMTP id\n d9443c01a7336-2aae146b604so25349765ad.3\n for ; Mon, 20 Apr 2026 22:13:58 -0700 (PDT)","from stoup.. ([180.233.125.15]) by smtp.gmail.com with ESMTPSA id\n d9443c01a7336-2b5fab0cddfsm174631715ad.49.2026.04.20.22.13.55\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Mon, 20 Apr 2026 22:13:56 -0700 (PDT)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=linaro.org; s=google; t=1776748437; x=1777353237; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=6OzjXNOF7e7PmI7VGG8IHz+TjPiZxP/MOw4JYvUhc3E=;\n b=jVh8NeLdrzDsVPo4OQphatVYXavsLYhMQ92MGrLt2kB4t1w67MfGwpTB7tujT/Xi7S\n z4iwFkRbAzs2ehBIGNw2POsJG2XE6xp5Gx/WlBdi0xl/U87osuC4S1ZTy6RtSPxOOhoo\n xAZ5fYO4Tr9R7tz7ddF0OGw+KnmqfosBHG1lwER9bcl2Jxd1krf8jPrg/QVEKcw8ig9C\n 18Wt68euGMsU3UINCKm2ZazN+987n/1YD/e8Kz2B4mx3HMvol9weeiLm17zHL00YqN8L\n msy14SGpG87fRshyiiO0mHYC2ycn1rMz42eYqlcMKq4vKADfpdM7MOMew6tljcoKvcSF\n n36w==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1776748437; x=1777353237;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=6OzjXNOF7e7PmI7VGG8IHz+TjPiZxP/MOw4JYvUhc3E=;\n b=DoEIsLx6DSC0ji/a9v49aX04wfOLisQ1mAnZ/EnpNY+B5gSd0qKcLJ79egfyR8Zl9w\n 1f+0DSvWhTzifPLDLVpnU85WjUtyLCddz9LClNbUpkwX2NQxFaYuLxwp5Y1wESV5a38o\n jZYpEuPS10rA66T4dxlfHBe7sQO4NFbsRY4gt7wfItgSbJTyyaomCaT0PzGzHfuASP9C\n KfMxr1OsZeQddEavQ7HXYE7KfdO7wm6Vgd47RaEOa7gDXe9j0uY/nun1xeetCXxPXxJH\n WCeg8iikilqsjJP0UzSK0Zw7+W+E4fCuEITVLg9LBWKOJ9a3qpKAxxnUWum2MbPhLQWY\n AZdg==","X-Gm-Message-State":"AOJu0Yy6H1gpIMsqtOLUbM7U6K8XQAdE5w6L6VYTzlkF+RvDzcMd7Ajt\n YWl1PysnUCeVNxFtBgIM0TUZxTR667t1MN5tFvnCIHn6Ycopl27ZYTaP2/Nw10MVNQHad0hrZHr\n dt3kC4vM=","X-Gm-Gg":"AeBDiesLwlapMPnBo8oW14KVjkjLhWGPHMlIXCU2wo1+ZoOXVx/UAuIrXuesgqR2RpC\n JjU9J6DeCo739gmfMMc3RJSTi8V91oybAUC0hvWnzw81B0UlEwf8QG9bbBGE2SOmX1lUWttJM5F\n hwXwOyaxEMKxpdRYruxeDapYdg15Eho9mxmYvWIQAbjukrBCIr2PSQn5z03zScROdOlhB5iblXS\n nX3zYeSkN1KJoM6QiBhpIyL5CIYcTBMIjOzExNJeGVcNsYR1i1naryv8TiiJbqlVx7UNkI1JrHI\n 33//zMjAnuMydQwJQ17aN4gsuII3KifDv0m8JpQl9OGsv4BjDThj+F2y3jdDpLMA6OqtuGm9NQ2\n kQT50VnLVZSSzkbGt0BqkfVKVMuEJ+Vw4LAu1oERsTq3lX+iLTWiCJ3X/nMGG7JGDYndCqYY5yy\n sn+otFR36s9/M9winre1bRZeXr8XY3FSN0mxtDiKva","X-Received":"by 2002:a17:903:120d:b0:2b2:489a:f46a with SMTP id\n d9443c01a7336-2b5f9fbc5a1mr187037355ad.36.1776748436960;\n Mon, 20 Apr 2026 22:13:56 -0700 (PDT)","From":"Richard Henderson ","To":"qemu-devel@nongnu.org","Cc":"qemu-arm@nongnu.org","Subject":"[PATCH 02/37] target/arm: Implement FEAT_FAMINMAX for AdvSIMD","Date":"Tue, 21 Apr 2026 15:13:11 +1000","Message-ID":"<20260421051346.41106-3-richard.henderson@linaro.org>","X-Mailer":"git-send-email 2.43.0","In-Reply-To":"<20260421051346.41106-1-richard.henderson@linaro.org>","References":"<20260421051346.41106-1-richard.henderson@linaro.org>","MIME-Version":"1.0","Content-Transfer-Encoding":"8bit","Received-SPF":"pass client-ip=2607:f8b0:4864:20::62a;\n envelope-from=richard.henderson@linaro.org; helo=mail-pl1-x62a.google.com","X-Spam_score_int":"-20","X-Spam_score":"-2.1","X-Spam_bar":"--","X-Spam_report":"(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no","X-Spam_action":"no action","X-BeenThere":"qemu-devel@nongnu.org","X-Mailman-Version":"2.1.29","Precedence":"list","List-Id":"qemu development ","List-Unsubscribe":",\n ","List-Archive":"","List-Post":"","List-Help":"","List-Subscribe":",\n ","Errors-To":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org"},"content":"Signed-off-by: Richard Henderson \n---\n target/arm/cpu-features.h | 5 +++++\n target/arm/tcg/helper-a64-defs.h | 7 +++++++\n target/arm/tcg/vec_internal.h | 7 +++++++\n target/arm/tcg/translate-a64.c | 14 +++++++++++++\n target/arm/tcg/vec_helper64.c | 35 ++++++++++++++++++++++++++++++++\n target/arm/tcg/a64.decode | 5 +++++\n 6 files changed, 73 insertions(+)","diff":"diff --git a/target/arm/cpu-features.h b/target/arm/cpu-features.h\nindex b165fe0b1a..7c96b26788 100644\n--- a/target/arm/cpu-features.h\n+++ b/target/arm/cpu-features.h\n@@ -1053,6 +1053,11 @@ static inline bool isar_feature_aa64_ats1a(const ARMISARegisters *id)\n return FIELD_EX64_IDREG(id, ID_AA64ISAR2, ATS1A);\n }\n \n+static inline bool isar_feature_aa64_faminmax(const ARMISARegisters *id)\n+{\n+ return FIELD_EX64_IDREG(id, ID_AA64ISAR3, FAMINMAX) != 0;\n+}\n+\n static inline bool isar_feature_aa64_fp_simd(const ARMISARegisters *id)\n {\n /* We always set the AdvSIMD and FP fields identically. */\ndiff --git a/target/arm/tcg/helper-a64-defs.h b/target/arm/tcg/helper-a64-defs.h\nindex b6008b5a3a..eb270cf58b 100644\n--- a/target/arm/tcg/helper-a64-defs.h\n+++ b/target/arm/tcg/helper-a64-defs.h\n@@ -145,6 +145,13 @@ DEF_HELPER_FLAGS_5(gvec_fmulx_idx_h, TCG_CALL_NO_RWG, void, ptr, ptr, ptr, fpst,\n DEF_HELPER_FLAGS_5(gvec_fmulx_idx_s, TCG_CALL_NO_RWG, void, ptr, ptr, ptr, fpst, i32)\n DEF_HELPER_FLAGS_5(gvec_fmulx_idx_d, TCG_CALL_NO_RWG, void, ptr, ptr, ptr, fpst, i32)\n \n+DEF_HELPER_FLAGS_5(gvec_famax_h, TCG_CALL_NO_RWG, void, ptr, ptr, ptr, fpst, i32)\n+DEF_HELPER_FLAGS_5(gvec_famin_h, TCG_CALL_NO_RWG, void, ptr, ptr, ptr, fpst, i32)\n+DEF_HELPER_FLAGS_5(gvec_famax_s, TCG_CALL_NO_RWG, void, ptr, ptr, ptr, fpst, i32)\n+DEF_HELPER_FLAGS_5(gvec_famin_s, TCG_CALL_NO_RWG, void, ptr, ptr, ptr, fpst, i32)\n+DEF_HELPER_FLAGS_5(gvec_famax_d, TCG_CALL_NO_RWG, void, ptr, ptr, ptr, fpst, i32)\n+DEF_HELPER_FLAGS_5(gvec_famin_d, TCG_CALL_NO_RWG, void, ptr, ptr, ptr, fpst, i32)\n+\n #ifndef CONFIG_USER_ONLY\n DEF_HELPER_2(exception_return, void, env, i64)\n #endif\ndiff --git a/target/arm/tcg/vec_internal.h b/target/arm/tcg/vec_internal.h\nindex 4edd2b4fc1..5c3f51eed3 100644\n--- a/target/arm/tcg/vec_internal.h\n+++ b/target/arm/tcg/vec_internal.h\n@@ -342,6 +342,13 @@ bfloat16 helper_sme2_ah_fmin_b16(bfloat16 a, bfloat16 b, float_status *fpst);\n float32 sve_f16_to_f32(float16 f, float_status *fpst);\n float16 sve_f32_to_f16(float32 f, float_status *fpst);\n \n+float16 float16_famax(float16, float16, float_status *);\n+float16 float16_famin(float16, float16, float_status *);\n+float32 float32_famax(float32, float32, float_status *);\n+float32 float32_famin(float32, float32, float_status *);\n+float64 float64_famax(float64, float64, float_status *);\n+float64 float64_famin(float64, float64, float_status *);\n+\n /*\n * Decode helper functions for predicate as counter.\n */\ndiff --git a/target/arm/tcg/translate-a64.c b/target/arm/tcg/translate-a64.c\nindex 5d261a5e32..9f375b05ca 100644\n--- a/target/arm/tcg/translate-a64.c\n+++ b/target/arm/tcg/translate-a64.c\n@@ -6477,6 +6477,20 @@ static gen_helper_gvec_3_ptr * const f_vector_fminnmp[3] = {\n };\n TRANS(FMINNMP_v, do_fp3_vector, a, 0, f_vector_fminnmp)\n \n+static gen_helper_gvec_3_ptr * const f_vector_famax[3] = {\n+ gen_helper_gvec_famax_h,\n+ gen_helper_gvec_famax_s,\n+ gen_helper_gvec_famax_d,\n+};\n+TRANS_FEAT(FAMAX, aa64_faminmax, do_fp3_vector, a, 0, f_vector_famax)\n+\n+static gen_helper_gvec_3_ptr * const f_vector_famin[3] = {\n+ gen_helper_gvec_famin_h,\n+ gen_helper_gvec_famin_s,\n+ gen_helper_gvec_famin_d,\n+};\n+TRANS_FEAT(FAMIN, aa64_faminmax, do_fp3_vector, a, 0, f_vector_famin)\n+\n static bool do_fmlal(DisasContext *s, arg_qrrr_e *a, bool is_s, bool is_2)\n {\n if (fp_access_check(s)) {\ndiff --git a/target/arm/tcg/vec_helper64.c b/target/arm/tcg/vec_helper64.c\nindex 249a257177..b5ad67b5e0 100644\n--- a/target/arm/tcg/vec_helper64.c\n+++ b/target/arm/tcg/vec_helper64.c\n@@ -140,3 +140,38 @@ void HELPER(simd_tblx)(void *vd, void *vm, CPUARMState *env, uint32_t desc)\n memcpy(vd, &result, 16);\n clear_tail(vd, oprsz, simd_maxsz(desc));\n }\n+\n+#define DO_FAMINMAX(NAME, TYPE, FN) \\\n+TYPE TYPE##_##NAME(TYPE a, TYPE b, float_status *s) \\\n+{ \\\n+ bool save_fz = get_flush_to_zero(s); \\\n+ bool save_fiz = get_flush_inputs_to_zero(s); \\\n+ int new_flags, save_flags = get_float_exception_flags(s); \\\n+ \\\n+ set_flush_to_zero(0, s); \\\n+ set_flush_inputs_to_zero(0, s); \\\n+ TYPE r = TYPE##_##FN(TYPE##_abs(a), TYPE##_abs(b), s); \\\n+ \\\n+ set_flush_to_zero(save_fz, s); \\\n+ set_flush_inputs_to_zero(save_fiz, s); \\\n+ new_flags = get_float_exception_flags(s); \\\n+ new_flags = (save_flags & float_flag_input_denormal_used) \\\n+ | (new_flags & ~float_flag_input_denormal_used); \\\n+ set_float_exception_flags(new_flags, s); \\\n+ \\\n+ return r; \\\n+}\n+\n+DO_FAMINMAX(famax, float16, max)\n+DO_FAMINMAX(famin, float16, min)\n+DO_FAMINMAX(famax, float32, max)\n+DO_FAMINMAX(famin, float32, min)\n+DO_FAMINMAX(famax, float64, max)\n+DO_FAMINMAX(famin, float64, min)\n+\n+DO_3OP(gvec_famax_h, float16_famax, float16)\n+DO_3OP(gvec_famin_h, float16_famin, float16)\n+DO_3OP(gvec_famax_s, float32_famax, float32)\n+DO_3OP(gvec_famin_s, float32_famin, float32)\n+DO_3OP(gvec_famax_d, float64_famax, float64)\n+DO_3OP(gvec_famin_d, float64_famin, float64)\ndiff --git a/target/arm/tcg/a64.decode b/target/arm/tcg/a64.decode\nindex 01b1b3e38b..666a293540 100644\n--- a/target/arm/tcg/a64.decode\n+++ b/target/arm/tcg/a64.decode\n@@ -1193,6 +1193,11 @@ RSUBHN 0.10 1110 ..1 ..... 01100 0 ..... ..... @qrrr_e\n PMULL_p8 0.00 1110 001 ..... 11100 0 ..... ..... @qrrr_b\n PMULL_p64 0.00 1110 111 ..... 11100 0 ..... ..... @qrrr_b\n \n+FAMAX 0.00 1110 110 ..... 00011 1 ..... ..... @qrrr_h\n+FAMAX 0.00 1110 1.1 ..... 11011 1 ..... ..... @qrrr_sd\n+FAMIN 0.10 1110 110 ..... 00011 1 ..... ..... @qrrr_h\n+FAMIN 0.10 1110 1.1 ..... 11011 1 ..... ..... @qrrr_sd\n+\n ### Advanced SIMD scalar x indexed element\n \n FMUL_si 0101 1111 00 .. .... 1001 . 0 ..... ..... @rrx_h\n","prefixes":["02/37"]}