{"id":2223921,"url":"http://patchwork.ozlabs.org/api/patches/2223921/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/10fb5b86db60a465e51db2cf73185307a1ec0895.1776339451.git.matheus.bernardino@oss.qualcomm.com/","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"msgid":"<10fb5b86db60a465e51db2cf73185307a1ec0895.1776339451.git.matheus.bernardino@oss.qualcomm.com>","list_archive_url":null,"date":"2026-04-16T11:38:52","name":"[v5,03/16] target/hexagon/cpu: add HVX IEEE FP extension","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"33bb04349a581c339e2d51c9559093e9b1ee500e","submitter":{"id":90606,"url":"http://patchwork.ozlabs.org/api/people/90606/?format=json","name":"Matheus Tavares Bernardino","email":"matheus.bernardino@oss.qualcomm.com"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/10fb5b86db60a465e51db2cf73185307a1ec0895.1776339451.git.matheus.bernardino@oss.qualcomm.com/mbox/","series":[{"id":500137,"url":"http://patchwork.ozlabs.org/api/series/500137/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/list/?series=500137","date":"2026-04-16T11:38:50","name":"hexagon: add missing HVX float instructions","version":5,"mbox":"http://patchwork.ozlabs.org/series/500137/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2223921/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2223921/checks/","tags":{},"related":[],"headers":{"Return-Path":"","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=qualcomm.com header.i=@qualcomm.com header.a=rsa-sha256\n header.s=qcppdkim1 header.b=B0BZFSav;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.a=rsa-sha256 header.s=google header.b=KvRoz3lz;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)"],"Received":["from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fxGLk5SH7z1yCv\n\tfor ; Thu, 16 Apr 2026 21:41:34 +1000 (AEST)","from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from )\n\tid 1wDL47-00056q-OY; Thu, 16 Apr 2026 07:39:23 -0400","from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from )\n id 1wDL44-00055s-4b\n for qemu-devel@nongnu.org; Thu, 16 Apr 2026 07:39:20 -0400","from mx0a-0031df01.pphosted.com ([205.220.168.131])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from )\n id 1wDL3y-00039w-FI\n for qemu-devel@nongnu.org; Thu, 16 Apr 2026 07:39:19 -0400","from pps.filterd (m0279863.ppops.net [127.0.0.1])\n by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id\n 63G9YVtS1553264\n for ; Thu, 16 Apr 2026 11:39:13 GMT","from mail-dy1-f198.google.com (mail-dy1-f198.google.com\n [74.125.82.198])\n by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4djrsn9g8g-1\n (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT)\n for ; Thu, 16 Apr 2026 11:39:12 +0000 (GMT)","by mail-dy1-f198.google.com with SMTP id\n 5a478bee46e88-2d8a677cdfaso5562870eec.1\n for ; Thu, 16 Apr 2026 04:39:12 -0700 (PDT)","from hu-mathbern-lv.qualcomm.com (Global_NAT1.qualcomm.com.\n [129.46.96.20]) by smtp.gmail.com with ESMTPSA id\n 5a478bee46e88-2de8c10a65asm6845391eec.6.2026.04.16.04.39.10\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Thu, 16 Apr 2026 04:39:10 -0700 (PDT)"],"DKIM-Signature":["v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=\n cc:content-transfer-encoding:date:from:in-reply-to:message-id\n :mime-version:references:subject:to; s=qcppdkim1; bh=sangyG8tfzJ\n 3xLqN6HjSzyDmUUok+xf6sPcbdCH9vRw=; b=B0BZFSavqLZxDWhJz3eV3mbIQ19\n amalyX19y15AsxyHs2/E0xG6gOLJ+V17KUVAEbyo07l/JHaRFFqPQYW6qn7uLk62\n /5sglp/z7nn0ZU00mf3D6aAoYCKmIAwj+a14GvkrlVAGqPiBu7QSlNZk4ogsslka\n hqecS21CDpm7TvinUQIu3bl8K0P2v+0yKsPesz3qhZGf5hOMm91z7jYI0KjtH19Y\n cQBOpyPeMLKpCMWEJ4Hp+T6UGBAR2tc5AP2MBJhaTRuflPHrkHO0P5VOfcBHy+l/\n crXHxJBWwH7j9Gn0fJwbNHUT93+4pyeoiQe7lHXUg104hwf4GyrSA7T6p1Q==","v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=oss.qualcomm.com; s=google; t=1776339552; x=1776944352; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=sangyG8tfzJ3xLqN6HjSzyDmUUok+xf6sPcbdCH9vRw=;\n b=KvRoz3lziKnk8STmtVXpNRgHAKC//L67n8aohOKlUUCYTajDglveGj5XpFJ4AOP152\n 8Mw+Aslv1t+oiNvxJE2HaJlGVOdGrd3Pb7XSUzXnbg2dAtZ55fyciwPm798X7WLVVPzk\n 1eqWJnM3KpZV0jxWv/OXREW9eV0aBaBSsGhQAo9dFO7z8hZjrl8apMiQ4K3gzZTJ2DCQ\n 4EQ7UimFsVtMUjirVA3RJCETydhlhD0KdZc41QibZrn3SpLQqkZI8OJN4MRpLNXR+00U\n MVInrJrM+zDe1/spai0tCmPNy5/9nxCe6HBV/KUqHQWlX4/0BuKDVbZTcyDVZPVYOOsh\n 7TuQ=="],"X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1776339552; x=1776944352;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=sangyG8tfzJ3xLqN6HjSzyDmUUok+xf6sPcbdCH9vRw=;\n b=nCBHLrXt7B2VJBarP3WcyF8DgbeuOs74ojaFIO66ruxuE4stnl+9c++qQx7Tr0tf8I\n m53siY2oX973AjoqXJ5UmCMzjMQLo09K9/qWKDmwG2qrYKe8og8bDfurKxZuIwvIflD0\n jdYkIeZOXw6GL7eEd0R2mhahtFXSzTQla2XLXEr7rfelsiWHoSc/OiwBTsbAxB6FBXTX\n cg7FExurNkScL0PtP10DfQHNW/mzBF9WDtoyAQ4C7/9sQLO+SttXNkGlzp/RDM7IM0lR\n Kfu2ieaMAObnC9eXhbeptT3dQ0RHYiGVN8/OGtkgdhNX6EWRLQoHjlB1FaebolO5iRdm\n VYqA==","X-Gm-Message-State":"AOJu0Yz8Fzt0vcCOGzmNI1T9nWFXUIsVCNtc9mHI5BZh2ug9d9ULEM85\n 8SJCNUAOCp2IcSrMRuMPsWn0i1XD+xEloI+82G1IysShL+eA9MboazmqCWI/wtUt/GVWQpQRRYa\n mMtQysxOlQCB8CcRTIPvNp7qa/EjD8LiPkJ5l8yoiaKWEoc1AzB0VGHJaSmuibOs/0HuM","X-Gm-Gg":"AeBDiescnPghHozgAhJjaDdAFm+LwvFCqVgnGYoSPXvCv+f3h6ZSemUriAVg3GBZ+Zy\n sxTKz3TSQ576Qktqp3EZZX0TUeP58yCPYgqtnCytNXuO8Tg33ke63i7eDR+utyUliudtqWh0Kk0\n Di0HeF03sOP4x5JA40wDqKsqBenQsMdZ+y7AgdkxdhpffKeSXozM/tUaYBpnyfJAVYvA7zkPqKG\n 51LuVV14WXSLyxEi/RDvucnf23KzlxqmN0RLcyjf2J1oGlOLbd/ZfN4S/F5Sn5XB4qtjRiDAT/A\n JcxsxtZegeaEh0V22S20HXLunZYx0APvK95eIjA4HD/G/toVaWmEKq+TlT/3Tkvgpe5PbP7gcia\n YXyoKz9UDNSKU3aFhHfMbPUDdAn8kwA+EnxwlLTBUQ21zb9uv1LmKUhTI21kaekZ4Rh0E2lBGJn\n MOsOQqP57iMOc7hG81Iig=","X-Received":["by 2002:a05:7300:cd86:b0:2dd:db16:478e with SMTP id\n 5a478bee46e88-2dddb164ee1mr4761090eec.10.1776339551838;\n Thu, 16 Apr 2026 04:39:11 -0700 (PDT)","by 2002:a05:7300:cd86:b0:2dd:db16:478e with SMTP id\n 5a478bee46e88-2dddb164ee1mr4761065eec.10.1776339551217;\n Thu, 16 Apr 2026 04:39:11 -0700 (PDT)"],"From":"Matheus Tavares Bernardino ","To":"qemu-devel@nongnu.org","Cc":"richard.henderson@linaro.org, ale@rev.ng, anjo@rev.ng,\n brian.cain@oss.qualcomm.com, ltaylorsimpson@gmail.com,\n marco.liebel@oss.qualcomm.com, philmd@linaro.org,\n quic_mburton@quicinc.com, sid.manning@oss.qualcomm.com","Subject":"[PATCH v5 03/16] target/hexagon/cpu: add HVX IEEE FP extension","Date":"Thu, 16 Apr 2026 04:38:52 -0700","Message-Id":"\n <10fb5b86db60a465e51db2cf73185307a1ec0895.1776339451.git.matheus.bernardino@oss.qualcomm.com>","X-Mailer":"git-send-email 2.37.2","In-Reply-To":"","References":"","MIME-Version":"1.0","Content-Transfer-Encoding":"8bit","X-Proofpoint-ORIG-GUID":"dfFrfKXMmgzBeXi9-t5OHpOv8C3H8XDJ","X-Proofpoint-GUID":"dfFrfKXMmgzBeXi9-t5OHpOv8C3H8XDJ","X-Proofpoint-Spam-Details-Enc":"AW1haW4tMjYwNDE2MDExMCBTYWx0ZWRfX0eRXuAaqKvXk\n eCiu8MLm91Oe5H1ObODs6w1ijve1JRRxZAL/Oa1IzhKCpn97ZVVctoJQpgIDwY7MFM7Z6u0yaV3\n rL+FnBtmQkH3//93Rwd0CWSNCmTBqQu3/CNp+SduZRzwEabUa0z+rxavChV1Dp9vH+wnt6wTEss\n l5z4P9JsuZbk1B72zwuT8g2Vr/jADlHY5xB7WZcw4iux2Vn4Y11VXFpAyB1gddtZkzEkamN+Z5N\n Hx47ysdfXW2/OTMuBq1ROV48C9tZbB7zA33o5Lv85ZSlikGFYabR/40RgYDnN/WsjJUUwtUcH61\n IKR+USK5qv3KqLOJ4iB3ZeqRJPBVZXNXU9aDwOZTS7Qgk4IytJrghhabg3BdBUBJnEZanK+AULa\n rIXbKwY8Z2EztblLmyshqyWmTCwx+tbskS84qEHQ5lNY9MBgpHyG5XDPAmRzzan0uqKB7ZCblfN\n yuIWP9XrOww2sJ7Cigg==","X-Authority-Analysis":"v=2.4 cv=EojiaycA c=1 sm=1 tr=0 ts=69e0ca60 cx=c_pps\n a=wEP8DlPgTf/vqF+yE6f9lg==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17\n a=A5OVakUREuEA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22\n a=u7WPNUs3qKkmUXheDGA7:22 a=yOCtJkima9RkubShWh1s:22 a=EUspDBNiAAAA:8\n a=3E6RppW8_B6KdyBj4qEA:9 a=bBxd6f-gb0O0v-kibOvt:22","X-Proofpoint-Virus-Version":"vendor=baseguard\n engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49\n definitions=2026-04-16_03,2026-04-13_04,2025-10-01_01","X-Proofpoint-Spam-Details":"rule=outbound_notspam policy=outbound score=0\n priorityscore=1501 bulkscore=0 adultscore=0 spamscore=0 phishscore=0\n impostorscore=0 suspectscore=0 lowpriorityscore=0 malwarescore=0\n clxscore=1015 classifier=typeunknown authscore=0 authtc= authcc=\n route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2604070000\n definitions=main-2604160110","Received-SPF":"pass client-ip=205.220.168.131;\n envelope-from=matheus.bernardino@oss.qualcomm.com;\n helo=mx0a-0031df01.pphosted.com","X-Spam_score_int":"-27","X-Spam_score":"-2.8","X-Spam_bar":"--","X-Spam_report":"(-2.8 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_LOW=-0.7, RCVD_IN_VALIDITY_RPBL_BLOCKED=0.001,\n RCVD_IN_VALIDITY_SAFE_BLOCKED=0.001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no","X-Spam_action":"no action","X-BeenThere":"qemu-devel@nongnu.org","X-Mailman-Version":"2.1.29","Precedence":"list","List-Id":"qemu development ","List-Unsubscribe":",\n ","List-Archive":"","List-Post":"","List-Help":"","List-Subscribe":",\n ","Errors-To":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org"},"content":"This flag will be used to control the HVX IEEE float instructions, which\nare only available at some Hexagon cores. When unavailable, the\ninstruction effectively only set the destination registers to 0.\n\nSigned-off-by: Matheus Tavares Bernardino \n---\n target/hexagon/cpu.h | 1 +\n target/hexagon/translate.h | 1 +\n target/hexagon/attribs_def.h.inc | 3 +++\n target/hexagon/cpu.c | 1 +\n target/hexagon/translate.c | 1 +\n target/hexagon/gen_tcg_funcs.py | 11 +++++++++++\n target/hexagon/hex_common.py | 25 +++++++++++++++++++++++++\n 7 files changed, 43 insertions(+)","diff":"diff --git a/target/hexagon/cpu.h b/target/hexagon/cpu.h\nindex 85afd59277..77822a48b6 100644\n--- a/target/hexagon/cpu.h\n+++ b/target/hexagon/cpu.h\n@@ -127,6 +127,7 @@ struct ArchCPU {\n bool lldb_compat;\n target_ulong lldb_stack_adjust;\n bool short_circuit;\n+ bool ieee_fp_extension;\n };\n \n #include \"cpu_bits.h\"\ndiff --git a/target/hexagon/translate.h b/target/hexagon/translate.h\nindex b37cb49238..516aab7038 100644\n--- a/target/hexagon/translate.h\n+++ b/target/hexagon/translate.h\n@@ -70,6 +70,7 @@ typedef struct DisasContext {\n target_ulong branch_dest;\n bool is_tight_loop;\n bool short_circuit;\n+ bool ieee_fp_extension;\n bool read_after_write;\n bool has_hvx_overlap;\n TCGv new_value[TOTAL_PER_THREAD_REGS];\ndiff --git a/target/hexagon/attribs_def.h.inc b/target/hexagon/attribs_def.h.inc\nindex 9e3a05f882..c85cd5d17c 100644\n--- a/target/hexagon/attribs_def.h.inc\n+++ b/target/hexagon/attribs_def.h.inc\n@@ -173,5 +173,8 @@ DEF_ATTRIB(NOTE_SHIFT_RESOURCE, \"Uses the HVX shift resource.\", \"\", \"\")\n DEF_ATTRIB(RESTRICT_NOSLOT1_STORE, \"Packet must not have slot 1 store\", \"\", \"\")\n DEF_ATTRIB(RESTRICT_LATEPRED, \"Predicate can not be used as a .new.\", \"\", \"\")\n \n+/* HVX IEEE FP extension attributes */\n+DEF_ATTRIB(HVX_IEEE_FP, \"HVX IEEE FP extension instruction\", \"\", \"\")\n+\n /* Keep this as the last attribute: */\n DEF_ATTRIB(ZZ_LASTATTRIB, \"Last attribute in the file\", \"\", \"\")\ndiff --git a/target/hexagon/cpu.c b/target/hexagon/cpu.c\nindex ffd14bb467..8b72a5d3c8 100644\n--- a/target/hexagon/cpu.c\n+++ b/target/hexagon/cpu.c\n@@ -54,6 +54,7 @@ static const Property hexagon_cpu_properties[] = {\n DEFINE_PROP_UNSIGNED(\"lldb-stack-adjust\", HexagonCPU, lldb_stack_adjust, 0,\n qdev_prop_uint32, target_ulong),\n DEFINE_PROP_BOOL(\"short-circuit\", HexagonCPU, short_circuit, true),\n+ DEFINE_PROP_BOOL(\"ieee-fp\", HexagonCPU, ieee_fp_extension, true),\n };\n \n const char * const hexagon_regnames[TOTAL_PER_THREAD_REGS] = {\ndiff --git a/target/hexagon/translate.c b/target/hexagon/translate.c\nindex 633401451d..fa8f615a9e 100644\n--- a/target/hexagon/translate.c\n+++ b/target/hexagon/translate.c\n@@ -988,6 +988,7 @@ static void hexagon_tr_init_disas_context(DisasContextBase *dcbase,\n ctx->branch_cond = TCG_COND_NEVER;\n ctx->is_tight_loop = FIELD_EX32(hex_flags, TB_FLAGS, IS_TIGHT_LOOP);\n ctx->short_circuit = hex_cpu->short_circuit;\n+ ctx->ieee_fp_extension = hex_cpu->ieee_fp_extension;\n }\n \n static void hexagon_tr_tb_start(DisasContextBase *db, CPUState *cpu)\ndiff --git a/target/hexagon/gen_tcg_funcs.py b/target/hexagon/gen_tcg_funcs.py\nindex 87b7f10d7f..b752ec883c 100755\n--- a/target/hexagon/gen_tcg_funcs.py\n+++ b/target/hexagon/gen_tcg_funcs.py\n@@ -22,6 +22,14 @@\n import string\n import hex_common\n \n+def gen_disabled_ieee_insn(f, tag, regs):\n+ f.write(\" if (!ctx->ieee_fp_extension) {\\n\")\n+ for regtype, regid in regs:\n+ reg = hex_common.get_register(tag, regtype, regid)\n+ if reg.is_hvx_reg() and reg.is_written():\n+ reg.gen_zero(f)\n+ f.write(\" return;\\n\")\n+ f.write(\" }\\n\")\n \n ##\n ## Generate the TCG code to call the helper\n@@ -62,6 +70,9 @@ def gen_tcg_func(f, tag, regs, imms):\n i = 1 if immlett.isupper() else 0\n f.write(f\" int {hex_common.imm_name(immlett)} = insn->immed[{i}];\\n\")\n \n+ if \"A_HVX_IEEE_FP\" in hex_common.attribdict[tag]:\n+ gen_disabled_ieee_insn(f, tag, regs)\n+\n if hex_common.is_idef_parser_enabled(tag):\n declared = []\n ## Handle registers\ndiff --git a/target/hexagon/hex_common.py b/target/hexagon/hex_common.py\nindex c0e9f26aeb..e82a3da1e4 100755\n--- a/target/hexagon/hex_common.py\n+++ b/target/hexagon/hex_common.py\n@@ -723,6 +723,11 @@ def decl_tcg(self, f, tag, regno):\n TCGv_ptr {self.reg_tcg()} = tcg_temp_new_ptr();\n tcg_gen_addi_ptr({self.reg_tcg()}, tcg_env, {self.hvx_off()});\n \"\"\"))\n+ def gen_zero(self, f):\n+ f.write(code_fmt(f\"\"\"\\\n+ tcg_gen_gvec_dup_imm(MO_64, {self.hvx_off()},\n+ sizeof(MMVector), sizeof(MMVector), 0);\n+ \"\"\"))\n def gen_write(self, f, tag):\n pass\n def helper_hvx_desc(self, f):\n@@ -789,6 +794,11 @@ def decl_tcg(self, f, tag, regno):\n TCGv_ptr {self.reg_tcg()} = tcg_temp_new_ptr();\n tcg_gen_addi_ptr({self.reg_tcg()}, tcg_env, {self.hvx_off()});\n \"\"\"))\n+ def gen_zero(self, f):\n+ f.write(code_fmt(f\"\"\"\\\n+ tcg_gen_gvec_dup_imm(MO_64, {self.hvx_off()},\n+ sizeof(MMVector), sizeof(MMVector), 0);\n+ \"\"\"))\n def gen_write(self, f, tag):\n pass\n def helper_hvx_desc(self, f):\n@@ -821,6 +831,11 @@ def decl_tcg(self, f, tag, regno):\n vreg_src_off(ctx, {self.reg_num}),\n sizeof(MMVector), sizeof(MMVector));\n \"\"\"))\n+ def gen_zero(self, f):\n+ f.write(code_fmt(f\"\"\"\\\n+ tcg_gen_gvec_dup_imm(MO_64, {self.hvx_off()},\n+ sizeof(MMVector), sizeof(MMVector), 0);\n+ \"\"\"))\n def gen_write(self, f, tag):\n f.write(code_fmt(f\"\"\"\\\n gen_vreg_write(ctx, {self.hvx_off()}, {self.reg_num},\n@@ -854,6 +869,11 @@ def decl_tcg(self, f, tag, regno):\n TCGv_ptr {self.reg_tcg()} = tcg_temp_new_ptr();\n tcg_gen_addi_ptr({self.reg_tcg()}, tcg_env, {self.hvx_off()});\n \"\"\"))\n+ def gen_zero(self, f):\n+ f.write(code_fmt(f\"\"\"\\\n+ tcg_gen_gvec_dup_imm(MO_64, {self.hvx_off()},\n+ sizeof(MMVectorPair), sizeof(MMVectorPair), 0);\n+ \"\"\"))\n def gen_write(self, f, tag):\n pass\n def helper_hvx_desc(self, f):\n@@ -913,6 +933,11 @@ def decl_tcg(self, f, tag, regno):\n TCGv_ptr {self.reg_tcg()} = tcg_temp_new_ptr();\n tcg_gen_addi_ptr({self.reg_tcg()}, tcg_env, {self.hvx_off()});\n \"\"\"))\n+ def gen_zero(self, f):\n+ f.write(code_fmt(f\"\"\"\\\n+ tcg_gen_gvec_dup_imm(MO_64, {self.hvx_off()},\n+ sizeof(MMVectorPair), sizeof(MMVectorPair), 0);\n+ \"\"\"))\n def gen_write(self, f, tag):\n f.write(code_fmt(f\"\"\"\\\n gen_vreg_write_pair(ctx, {self.hvx_off()}, {self.reg_num},\n","prefixes":["v5","03/16"]}