{"id":2223008,"url":"http://patchwork.ozlabs.org/api/patches/2223008/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260414080025.3005916-7-jamin_lin@aspeedtech.com/","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"msgid":"<20260414080025.3005916-7-jamin_lin@aspeedtech.com>","list_archive_url":null,"date":"2026-04-14T08:00:33","name":"[v2,06/17] hw/usb/hcd-ehci: Change descriptor addresses to 64-bit","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"6fc9d4e6403c5abff796855cb9a746464925e347","submitter":{"id":81768,"url":"http://patchwork.ozlabs.org/api/people/81768/?format=json","name":"Jamin Lin","email":"jamin_lin@aspeedtech.com"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260414080025.3005916-7-jamin_lin@aspeedtech.com/mbox/","series":[{"id":499795,"url":"http://patchwork.ozlabs.org/api/series/499795/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/list/?series=499795","date":"2026-04-14T08:00:26","name":"hw/usb/ehci: Add 64-bit descriptor addressing support","version":2,"mbox":"http://patchwork.ozlabs.org/series/499795/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2223008/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2223008/checks/","tags":{},"related":[],"headers":{"Return-Path":"<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=aspeedtech.com header.i=@aspeedtech.com\n header.a=rsa-sha256 header.s=selector1 header.b=VoPjgrcP;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)","dkim=none (message not signed)\n header.d=none;dmarc=none action=none header.from=aspeedtech.com;"],"Received":["from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fvxdp2q8wz1yDF\n\tfor <incoming@patchwork.ozlabs.org>; Tue, 14 Apr 2026 18:05:02 +1000 (AEST)","from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists1p.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1wCYhg-0003gd-Nu; Tue, 14 Apr 2026 04:01:00 -0400","from eggs.gnu.org ([2001:470:142:3::10])\n by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <jamin_lin@aspeedtech.com>)\n id 1wCYhb-0003bT-1i; Tue, 14 Apr 2026 04:00:55 -0400","from mail-koreacentralazlp170130006.outbound.protection.outlook.com\n ([2a01:111:f403:c40f::6] helo=SEYPR02CU001.outbound.protection.outlook.com)\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <jamin_lin@aspeedtech.com>)\n id 1wCYhY-0005oL-Ko; Tue, 14 Apr 2026 04:00:54 -0400","from TYPPR06MB8206.apcprd06.prod.outlook.com (2603:1096:405:383::19)\n by TYZPR06MB6745.apcprd06.prod.outlook.com (2603:1096:400:45a::14)\n with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9769.48; Tue, 14 Apr\n 2026 08:00:33 +0000","from TYPPR06MB8206.apcprd06.prod.outlook.com\n ([fe80::e659:1ead:77cb:f6d3]) by TYPPR06MB8206.apcprd06.prod.outlook.com\n ([fe80::e659:1ead:77cb:f6d3%3]) with mapi id 15.20.9769.046; Tue, 14 Apr 2026\n 08:00:33 +0000"],"ARC-Seal":"i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;\n b=wBRL851vpr9H5S7iH5fj8wMIK7s6fi/GJEJPY7rzovI6kgRm3Z+tsXUzutgJqylywhPSpHF2oChvwJJ/sREYOzCVCOQwn8ZPfu/xavTMwEyxm5p0K5uAuOnT8yRbHCCD+drriD3VnC+HOXp63Kp2HzWAU9nl0D7IoN8adKQ/TAmO4JMAvRJR6vTWPV864UThClCCpiDeN6H+noIarnh3+Vd4zTFqDC1GyUCQUBUxySjxW85rZnwoW22TTcN5tJpEvI+VHy5gYD4PsslyDltNidTDMZ5jWAPxgXP+39zoo3NVEG6YtTWPGBrmcozxwiX1et7hGyUCI6upTIQIQ+Gwbw==","ARC-Message-Signature":"i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector10001;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=Pv6QKdzh9Nm4FFVP4g5cAlSzrWOdTp1N1mcV47oO0zI=;\n b=gDE60W1hvrv7CCaFrG4URHNIyzB9oHX0ouVugESDf4EWC9TfV90ioXNiVmh5rxuQmS3mKwpqIcfFPQ4/GOSRsfOVjBOe09nOHEA3SvvkFzQA13XOJ8LCyii3JLPw99IhEYB7M7fnJ7ECViRbCZ2uZsN9dNz7ieRTP6DU8JlZVQVAjiSMtuAwFEwC9uuVRBFj0zKeQkIPd2e6y5lcufUjFWn/hcImoQcnK5DJ/qeCQmfN/o3VeZo1VeChL2SvK+UKAw0+a1uxBvkzzODrQs3BcbxX/rKdRhamKkafbfIPdn7GE9CYqFp78+rkcq/n4kdNA+xDoOdh8ENuOby+kOUe4w==","ARC-Authentication-Results":"i=1; mx.microsoft.com 1; spf=pass\n smtp.mailfrom=aspeedtech.com; dmarc=pass action=none\n header.from=aspeedtech.com; dkim=pass header.d=aspeedtech.com; arc=none","DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed; d=aspeedtech.com;\n s=selector1;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=Pv6QKdzh9Nm4FFVP4g5cAlSzrWOdTp1N1mcV47oO0zI=;\n b=VoPjgrcP1Y8FWPPjxfqk4SWimHrRtfg0rIZCTqyw81zDO32euqIwcHSb8WkKZ2+MUfS0bTsSqD3iFQlnLLMGx2wH11YLGob8wnqa8Bew758ZDKIIowtwKB2znKsgHLCFQkRakkoU8gPhWjTl1gMg1cjdCc7aNJXdO8pZc92n6zk+pdyyznvyKHmCCpea2CtAl6/4yPkYnKTMrGcQOynnYy02zGYcTUyMesQKQiHrpEiQh5BOD1Z2xqjxnbc0RW4S+7CJYsop3K52l3HtelCodqgtov6SlD93vl2vnggGip6ygpqD2e+DROJGeBRIn0gJj7Vvoqgj1jZOsKB/4Y8SYQ==","From":"Jamin Lin <jamin_lin@aspeedtech.com>","To":"=?iso-8859-1?q?C=E9dric_Le_Goater?= <clg@kaod.org>,\n Peter Maydell <peter.maydell@linaro.org>,\n Steven Lee <steven_lee@aspeedtech.com>, Troy Lee <leetroy@gmail.com>,\n Kane Chen <kane_chen@aspeedtech.com>,\n Andrew Jeffery <andrew@codeconstruct.com.au>, Joel Stanley <joel@jms.id.au>,\n \"open list:ASPEED BMCs\" <qemu-arm@nongnu.org>,\n \"open list:All patches CC here\" <qemu-devel@nongnu.org>","CC":"Jamin Lin <jamin_lin@aspeedtech.com>, Troy Lee <troy_lee@aspeedtech.com>,\n \"flwu@google.com\" <flwu@google.com>, \"nabihestefan@google.com\"\n <nabihestefan@google.com>","Subject":"[PATCH v2 06/17] hw/usb/hcd-ehci: Change descriptor addresses to\n 64-bit","Thread-Topic":"[PATCH v2 06/17] hw/usb/hcd-ehci: Change descriptor addresses to\n 64-bit","Thread-Index":"AQHcy+TF38PfbBLNdk+9bahbf3ZsMQ==","Date":"Tue, 14 Apr 2026 08:00:33 +0000","Message-ID":"<20260414080025.3005916-7-jamin_lin@aspeedtech.com>","References":"<20260414080025.3005916-1-jamin_lin@aspeedtech.com>","In-Reply-To":"<20260414080025.3005916-1-jamin_lin@aspeedtech.com>","Accept-Language":"zh-TW, en-US","Content-Language":"en-US","X-MS-Has-Attach":"","X-MS-TNEF-Correlator":"","authentication-results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=aspeedtech.com header.i=@aspeedtech.com\n header.a=rsa-sha256 header.s=selector1 header.b=VoPjgrcP;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists1p.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)","dkim=none (message not signed)\n header.d=none;dmarc=none action=none header.from=aspeedtech.com;"],"x-ms-publictraffictype":"Email","x-ms-traffictypediagnostic":"TYPPR06MB8206:EE_|TYZPR06MB6745:EE_","x-ms-office365-filtering-correlation-id":"dbccabde-b665-4d79-05f0-08de99fbe79e","x-ms-exchange-senderadcheck":"1","x-ms-exchange-antispam-relay":"0","x-microsoft-antispam":"BCL:0;\n ARA:13230040|376014|366016|1800799024|38070700021|22082099003|56012099003|18002099003;","x-microsoft-antispam-message-info":"\n EFOKpB1GbMtWxeQ22BvBLTNGnOBu6GDYEhjF1yA0EQgjQrzC2et3sj1aFrAYq0aNi+2kKY0XUYo2OeCowhC6Tem4tKlOeNXE7IjqIYN0+pgQ3BnUYcH5P+baNhTkq1gH7ujGT3A9e/DfPwR08qkl1MH5jLMX2vKGfyMUnCKf5gEqGovrkMBnB3ChJwM1+BcjWEGuEcUd6yS/bFkgzyuEMqVGYdQYhRIfB0Rk9eolO+5QG1dqusSFptQ7IHodjuWlz1geSuZOBOTK32sfTp0+bi/P0pHdI+7ss24tJNcdWjiQBZGosSfJaPlGA8XjL6VwkOHKbj54NhlIfbNh89XA4a5WrNjiC2o0GLRncxwZH8m6wntYpirDqqmbdTfgXr2IAQtRJZZbEj5mHTCPo4EeUKfydmMHa3i2wRCIshsTfFhnW1Gz7O/sGnH/HF/TFipSbgLPg9JKRbpezHvZWWaXaLkUc46z6VozogFjYbp2IYnR+0fez+KO9/etV/ZXxb8uUhm+7o5HWdH5OcJTblj6eBXVmiZXOEAdZg6o/4qHAgiC9t3fj/7/v8vzFUdWtB2gcjgStamNApG97fQ8MHrgtVyNUm75/emM9BpkoCL8ZyklSUx1uK28SorbNcL/Q2SZrZSCGloT+nGxvftuAwBXlbuICdIR7YLqXncl3MWNyzC4qbT19166pXqLiXZ8bX0AInwn3iULQ6pjKNqQ6imk1RRd26MFp9eVj4ogrRzgMYzzYpbHMU3iaBWc4UPFgyk4k4fN/v4UvliT/uPrNVgD76aSEFqLM8onZujin7/c++4=","x-forefront-antispam-report":"CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:;\n IPV:NLI; SFV:NSPM; H:TYPPR06MB8206.apcprd06.prod.outlook.com; PTR:; CAT:NONE;\n SFS:(13230040)(376014)(366016)(1800799024)(38070700021)(22082099003)(56012099003)(18002099003);\n DIR:OUT; SFP:1102;","x-ms-exchange-antispam-messagedata-chunkcount":"1","x-ms-exchange-antispam-messagedata-0":"=?iso-8859-1?q?bzMF6AnCGH49qVtKmsWYmPe?=\n\t=?iso-8859-1?q?DI5+Vn+iBF7klGJ23KROgB1I6dJKKAYYJAxN8EFaulkHs+uAIlU9Gq4k9bD6?=\n\t=?iso-8859-1?q?RvAeYncoEAx5pyX4MIeZd9hzDJOR4O+7Inpwl31RO0t4X926g3HKUCXxo4wt?=\n\t=?iso-8859-1?q?QJw3foZPmeNJ9iQaHabNZtQHlO3FhzDdUwnIbNIErxxRbFFJ+ftaOoe8eQjE?=\n\t=?iso-8859-1?q?D0uEysHRq/Wh2oZbMSU4adso/GaEah92Aaq0eP6Bx3XC+kCbXH753L8jmNs0?=\n\t=?iso-8859-1?q?828txRYU/nt29J+7fVsPEVgqCzX8RNdXU2NmRC32VQ/CbbEyP8LsO8E7Ul2T?=\n\t=?iso-8859-1?q?SK2jUD+5N+FuARhMDyOaOBkPUa+Bp3SGOaLJuICyU5R+WS1JT2yEaGYXMPfQ?=\n\t=?iso-8859-1?q?YnBCLvqyvlkP3uNXO8vtykt3uqPE+I1WtAX5W7dLMv5tevEsxe2thofamyo0?=\n\t=?iso-8859-1?q?dvAD5XI4YegPoDQFvCBBh6WzeKbUsoQEldqN6pdVYCXzQ8YdDy1ytor7/TAQ?=\n\t=?iso-8859-1?q?OGIycl16YPvBNlfFOowwwvzwv0zSe2R7WbHmlPq9Z0wegtxYjcJfBGBIVqrE?=\n\t=?iso-8859-1?q?Dpt6NLlNAprJCXmQhpyjIIykKO1JlApWTLusfJRyds36DjhYWs+Sa0dUa6jS?=\n\t=?iso-8859-1?q?44kApbRhhKpt0ZS6BevNFToHn/Jdk8NmC1veLnUrGcrEZCkTVrVR8Dgv75El?=\n\t=?iso-8859-1?q?JBwQZ0gVFYR6qntcJyDiBONwufIw7g1/vfZSjmpVRO0LCAaQmaRwioizyhpa?=\n\t=?iso-8859-1?q?4/IBi77fbESIMIzOoQ6NKIaSO5v9+xfajuUbYKCI4FEGd8FT2yuCs7D5i3Wn?=\n\t=?iso-8859-1?q?7leO9CgGCOLo9aVELjG2Vc2qGeUp8vh2V19Bdq9tc6kUV/B8pg1vK+yN1Oy7?=\n\t=?iso-8859-1?q?F/hinfxuPlsrnxaBC6gURG50V1LKcvUZhz3G0PeERoBnLk29npkUMZjh2bwq?=\n\t=?iso-8859-1?q?Be1bn7Y/9iCX0u25MG9NZKxNAlHedx2ahhLjwRAlXfwVmU/1ARXT/HwtQuc0?=\n\t=?iso-8859-1?q?IxqLj0OZdk96RJQGaVGPVNb/ZMPUsxhgq/uwXLGpxHj7V5WmKXHBpXT1paE9?=\n\t=?iso-8859-1?q?9XJn7Ern49OFql9uhXsUK8yuKGt5adJmQ4YTMfOamaRv5/UeMo11KIXiRZMq?=\n\t=?iso-8859-1?q?h2GOZovifIrO+cdTDKMZh30ycn3q1I54oZarfeL4PXcNvDBir5+JHQp/+nHM?=\n\t=?iso-8859-1?q?XeulVfQ5AqAjwooa3p0MZEWJ8KrHciO4OqXn0pdw8cWzQu2NyS4MDWwReJCM?=\n\t=?iso-8859-1?q?iMyzp5BDYDrYvMiCfoFZSiB05PITqn4VSKFZpBqi8LbmWwbpilFcKGrXdggT?=\n\t=?iso-8859-1?q?+P9sbLmhslDLUz5DbQjoQsguPwCGMTrMSSxf0U2sVNXNAZdRldaC7FZXUBbk?=\n\t=?iso-8859-1?q?hi0JLBX3QFYNCV8C8pUsz1+SrUCETa9kFhelUrquNhuW6YzVMR8sqtc8QkUW?=\n\t=?iso-8859-1?q?g/TDK2BoaEu8cRzEiQ082hiVSDfnFcqoQs2SYahzau81f9S+IdVgh30RFePa?=\n\t=?iso-8859-1?q?x2bTnjDfkYi8FbIVAT4EM8xA/siAe4krsWw9rNW4GFHgvgLzK57jwKMFMyv7?=\n\t=?iso-8859-1?q?Uube8LBZHQw3KaowMUz6LcOCIE8INVNUQ8QCOTdMFoKRwIf2wHzSBFqWZxWp?=\n\t=?iso-8859-1?q?maAkCfAJlpe1Iimcxyd+SFXXP+tYtLi2fhnyv9kppd52Dwao3tvcrTl7CuRk?=\n\t=?iso-8859-1?q?6oTO36osiJNk8wkEqLD4FjwdTMNmvl5VzzXv+1mPw4ikmgeinWEaIm17qPvc?=\n\t=?iso-8859-1?q?2tI35Xpg4MpyVZEvCutdhb/7fhxHXhyPJ24wk9U62t17ZhQ=3D=3D?=","Content-Type":"text/plain; charset=\"iso-8859-1\"","Content-Transfer-Encoding":"quoted-printable","MIME-Version":"1.0","X-Exchange-RoutingPolicyChecked":"\n V4fwjy8dhM1EThl5tykGna0myuoTdXcLrBHnksqKUQwbikEr0V6MW11/y2tSLA4BT0MH9pAagyR/aagD7A3IvNI+rVoKQ5dFYrDVXBPpLQpClyyGPbIzJHe5mh1g3/tkS3TOArjpu/pnWhlSTLpMJiJQRAnwacrp/k/mcfQDfgoC+grQPgibvsLzrVd7l1DMBbBbwT13rTNf8YaH1d21wdgwVL3Rwd7agntILGNnRfAlj0Yjfb/OLMVMnYqtk4lt61I5BZGVRiqckKV2rH/4bQLJyaoLV5qiJLS1e6BqNsDw8RsY8C1+DoKTUSLcKvWKT2U0xuRk1TmJbbIn26gP0A==","X-OriginatorOrg":"aspeedtech.com","X-MS-Exchange-CrossTenant-AuthAs":"Internal","X-MS-Exchange-CrossTenant-AuthSource":"TYPPR06MB8206.apcprd06.prod.outlook.com","X-MS-Exchange-CrossTenant-Network-Message-Id":"\n dbccabde-b665-4d79-05f0-08de99fbe79e","X-MS-Exchange-CrossTenant-originalarrivaltime":"14 Apr 2026 08:00:33.4582 (UTC)","X-MS-Exchange-CrossTenant-fromentityheader":"Hosted","X-MS-Exchange-CrossTenant-id":"43d4aa98-e35b-4575-8939-080e90d5a249","X-MS-Exchange-CrossTenant-mailboxtype":"HOSTED","X-MS-Exchange-CrossTenant-userprincipalname":"\n RH9TIFmHuGM2oEWagX0yCKFGhLVBr7elFRUn+ot77u0OaDkEjR2/bIE9Fwgp1hFcogCTwLQULUNot7NBSTU2Ol6REnKjLISiNZGxaxsxY14=","X-MS-Exchange-Transport-CrossTenantHeadersStamped":"TYZPR06MB6745","Received-SPF":"pass client-ip=2a01:111:f403:c40f::6;\n envelope-from=jamin_lin@aspeedtech.com;\n helo=SEYPR02CU001.outbound.protection.outlook.com","X-Spam_score_int":"-20","X-Spam_score":"-2.1","X-Spam_bar":"--","X-Spam_report":"(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n SPF_HELO_PASS=-0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no","X-Spam_action":"no action","X-BeenThere":"qemu-devel@nongnu.org","X-Mailman-Version":"2.1.29","Precedence":"list","List-Id":"qemu development <qemu-devel.nongnu.org>","List-Unsubscribe":"<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>","List-Archive":"<https://lists.nongnu.org/archive/html/qemu-devel>","List-Post":"<mailto:qemu-devel@nongnu.org>","List-Help":"<mailto:qemu-devel-request@nongnu.org?subject=help>","List-Subscribe":"<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>","Errors-To":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org"},"content":"Change internal EHCI descriptor addresses from uint32_t to uint64_t.\n\nThe following fields are updated:\n- EHCIPacket::qtdaddr\n- EHCIQueue::{qhaddr, qtdaddr}\n- EHCIState::{a_fetch_addr, p_fetch_addr}\n\nUpdate get_dwords() and put_dwords() to take 64-bit addresses and\npropagate the type change through the descriptor traversal paths.\n\nAdjust NLPTR_GET() to operate on 64-bit values:\n\n    #define NLPTR_GET(x) ((x) & ~0x1fULL)\n\nso that link pointer masking works correctly when descriptor\naddresses exceed 32-bit space. The previous mask (0xffffffe0)\nimplicitly truncated addresses to 32 bits.\n\nThis patch does not change the on-wire descriptor layout yet.\nIt only removes the internal 32-bit address limit and prepares\nfor later patches that will add full 64-bit QH/qTD/iTD/siTD support.\n\nUpdate the EHCI trace-events prototypes for QH, qTD, iTD, and siTD to\nuse uint64_t for the address argument and print it with PRIx64. This\nensures full 64-bit addresses are shown in trace output and improves\ndebugging of queue heads and transfer descriptors.\n\nSince the type of fetch_addr changes from 32-bit to 64-bit,\nbump the VMState version.\n\nNo functional change.\n\nSigned-off-by: Jamin Lin <jamin_lin@aspeedtech.com>\n---\n hw/usb/hcd-ehci.h   | 12 ++++++----\n hw/usb/hcd-ehci.c   | 57 +++++++++++++++++++++++++++------------------\n hw/usb/trace-events | 24 +++++++++----------\n 3 files changed, 53 insertions(+), 40 deletions(-)","diff":"diff --git a/hw/usb/hcd-ehci.h b/hw/usb/hcd-ehci.h\nindex 4234591cb4..24eea9d23b 100644\n--- a/hw/usb/hcd-ehci.h\n+++ b/hw/usb/hcd-ehci.h\n@@ -208,7 +208,7 @@ struct EHCIPacket {\n     QTAILQ_ENTRY(EHCIPacket) next;\n \n     EHCIqtd qtd;           /* copy of current QTD (being worked on) */\n-    uint32_t qtdaddr;      /* address QTD read from                 */\n+    uint64_t qtdaddr;      /* address QTD read from                 */\n \n     USBPacket packet;\n     QEMUSGList sgl;\n@@ -229,8 +229,8 @@ struct EHCIQueue {\n      * when guest removes an entry (doorbell, handshake sequence)\n      */\n     EHCIqh qh;             /* copy of current QH (being worked on) */\n-    uint32_t qhaddr;       /* address QH read from                 */\n-    uint32_t qtdaddr;      /* address QTD read from                */\n+    uint64_t qhaddr;       /* address QH read from                 */\n+    uint64_t qtdaddr;      /* address QTD read from                */\n     int last_pid;          /* pid of last packet executed          */\n     USBDevice *dev;\n     QTAILQ_HEAD(, EHCIPacket) packets;\n@@ -294,8 +294,10 @@ struct EHCIState {\n     EHCIQueueHead pqueues;\n \n     /* which address to look at next */\n-    uint32_t a_fetch_addr;\n-    uint32_t p_fetch_addr;\n+    uint32_t a_fetch_addr_pre_v3;\n+    uint32_t p_fetch_addr_pre_v3;\n+    uint64_t a_fetch_addr;\n+    uint64_t p_fetch_addr;\n \n     USBPacket ipacket;\n     QEMUSGList isgl;\ndiff --git a/hw/usb/hcd-ehci.c b/hw/usb/hcd-ehci.c\nindex d0ea4949f9..315e8813f5 100644\n--- a/hw/usb/hcd-ehci.c\n+++ b/hw/usb/hcd-ehci.c\n@@ -72,7 +72,7 @@ typedef enum {\n } EHCI_STATES;\n \n /* macros for accessing fields within next link pointer entry */\n-#define NLPTR_GET(x)             ((x) & 0xffffffe0)\n+#define NLPTR_GET(x)             ((x) & ~0x1fULL)\n #define NLPTR_TYPE_GET(x)        (((x) >> 1) & 3)\n #define NLPTR_TBIT(x)            ((x) & 1)  /* 1=invalid, 0=valid */\n \n@@ -287,7 +287,7 @@ static int ehci_get_state(EHCIState *s, int async)\n     return async ? s->astate : s->pstate;\n }\n \n-static void ehci_set_fetch_addr(EHCIState *s, int async, uint32_t addr)\n+static void ehci_set_fetch_addr(EHCIState *s, int async, uint64_t addr)\n {\n     if (async) {\n         s->a_fetch_addr = addr;\n@@ -296,7 +296,7 @@ static void ehci_set_fetch_addr(EHCIState *s, int async, uint32_t addr)\n     }\n }\n \n-static int ehci_get_fetch_addr(EHCIState *s, int async)\n+static uint64_t ehci_get_fetch_addr(EHCIState *s, int async)\n {\n     return async ? s->a_fetch_addr : s->p_fetch_addr;\n }\n@@ -373,7 +373,7 @@ static inline bool ehci_periodic_enabled(EHCIState *s)\n }\n \n /* Get an array of dwords from main memory */\n-static inline int get_dwords(EHCIState *ehci, uint32_t addr,\n+static inline int get_dwords(EHCIState *ehci, uint64_t addr,\n                              uint32_t *buf, int num)\n {\n     int i;\n@@ -395,7 +395,7 @@ static inline int get_dwords(EHCIState *ehci, uint32_t addr,\n }\n \n /* Put an array of dwords in to main memory */\n-static inline int put_dwords(EHCIState *ehci, uint32_t addr,\n+static inline int put_dwords(EHCIState *ehci, uint64_t addr,\n                              uint32_t *buf, int num)\n {\n     int i;\n@@ -549,7 +549,7 @@ static void ehci_free_packet(EHCIPacket *p)\n \n /* queue management */\n \n-static EHCIQueue *ehci_alloc_queue(EHCIState *ehci, uint32_t addr, int async)\n+static EHCIQueue *ehci_alloc_queue(EHCIState *ehci, uint64_t addr, int async)\n {\n     EHCIQueueHead *head = async ? &ehci->aqueues : &ehci->pqueues;\n     EHCIQueue *q;\n@@ -622,7 +622,7 @@ static void ehci_free_queue(EHCIQueue *q, const char *warn)\n     g_free(q);\n }\n \n-static EHCIQueue *ehci_find_queue_by_qh(EHCIState *ehci, uint32_t addr,\n+static EHCIQueue *ehci_find_queue_by_qh(EHCIState *ehci, uint64_t addr,\n                                         int async)\n {\n     EHCIQueueHead *head = async ? &ehci->aqueues : &ehci->pqueues;\n@@ -1135,7 +1135,7 @@ static void ehci_flush_qh(EHCIQueue *q)\n {\n     uint32_t *qh = (uint32_t *) &q->qh;\n     uint32_t dwords = sizeof(EHCIqh) >> 2;\n-    uint32_t addr = NLPTR_GET(q->qhaddr);\n+    uint64_t addr = NLPTR_GET(q->qhaddr);\n \n     put_dwords(q->ehci, addr + 3 * sizeof(uint32_t), qh + 3, dwords - 3);\n }\n@@ -1406,12 +1406,13 @@ static int ehci_execute(EHCIPacket *p, const char *action)\n /* 4.7.2 */\n static int ehci_process_itd(EHCIState *ehci,\n                             EHCIitd *itd,\n-                            uint32_t addr)\n+                            uint64_t addr)\n {\n     USBDevice *dev;\n     USBEndpoint *ep;\n     uint32_t i, len, pid, dir, devaddr, endp;\n-    uint32_t pg, off, ptr1, ptr2, max, mult;\n+    uint32_t pg, off, max, mult;\n+    uint64_t ptr1, ptr2;\n \n     ehci->periodic_sched_active = PERIODIC_ACTIVE;\n \n@@ -1528,7 +1529,7 @@ static int ehci_state_waitlisthead(EHCIState *ehci,  int async)\n     EHCIqh qh;\n     int i = 0;\n     int again = 0;\n-    uint32_t entry = ehci->asynclistaddr;\n+    uint64_t entry = ehci->asynclistaddr;\n \n     /* set reclamation flag at start event (4.8.6) */\n     if (async) {\n@@ -1578,7 +1579,7 @@ out:\n static int ehci_state_fetchentry(EHCIState *ehci, int async)\n {\n     int again = 0;\n-    uint32_t entry = ehci_get_fetch_addr(ehci, async);\n+    uint64_t entry = ehci_get_fetch_addr(ehci, async);\n \n     if (NLPTR_TBIT(entry)) {\n         ehci_set_state(ehci, async, EST_ACTIVE);\n@@ -1610,8 +1611,10 @@ static int ehci_state_fetchentry(EHCIState *ehci, int async)\n \n     default:\n         /* TODO: handle FSTN type */\n-        qemu_log_mask(LOG_GUEST_ERROR, \"FETCHENTRY: entry at %X is of type %u \"\n-                \"which is not supported yet\\n\", entry, NLPTR_TYPE_GET(entry));\n+        qemu_log_mask(LOG_GUEST_ERROR,\n+                      \"FETCHENTRY: entry at %\" PRIx64 \"is of type %\" PRIu64\n+                      \"which is not supported yet\\n\",\n+                      entry, NLPTR_TYPE_GET(entry));\n         return -1;\n     }\n \n@@ -1621,7 +1624,7 @@ out:\n \n static EHCIQueue *ehci_state_fetchqh(EHCIState *ehci, int async)\n {\n-    uint32_t entry;\n+    uint64_t entry;\n     EHCIQueue *q;\n     EHCIqh qh;\n \n@@ -1710,7 +1713,7 @@ out:\n \n static int ehci_state_fetchitd(EHCIState *ehci, int async)\n {\n-    uint32_t entry;\n+    uint64_t entry;\n     EHCIitd itd;\n \n     assert(!async);\n@@ -1736,7 +1739,7 @@ static int ehci_state_fetchitd(EHCIState *ehci, int async)\n \n static int ehci_state_fetchsitd(EHCIState *ehci, int async)\n {\n-    uint32_t entry;\n+    uint64_t entry;\n     EHCIsitd sitd;\n \n     assert(!async);\n@@ -1794,7 +1797,7 @@ static int ehci_state_fetchqtd(EHCIQueue *q)\n     EHCIqtd qtd;\n     EHCIPacket *p;\n     int again = 1;\n-    uint32_t addr;\n+    uint64_t addr;\n \n     addr = NLPTR_GET(q->qtdaddr);\n     if (get_dwords(q->ehci, addr +  8, &qtd.token,   1) < 0) {\n@@ -1877,7 +1880,7 @@ static int ehci_fill_queue(EHCIPacket *p)\n     USBEndpoint *ep = p->packet.ep;\n     EHCIQueue *q = p->queue;\n     EHCIqtd qtd = p->qtd;\n-    uint32_t qtdaddr;\n+    uint64_t qtdaddr;\n \n     for (;;) {\n         if (NLPTR_TBIT(qtd.next) != 0) {\n@@ -2000,7 +2003,8 @@ static int ehci_state_executing(EHCIQueue *q)\n static int ehci_state_writeback(EHCIQueue *q)\n {\n     EHCIPacket *p = QTAILQ_FIRST(&q->packets);\n-    uint32_t *qtd, addr;\n+    uint32_t *qtd;\n+    uint64_t addr;\n     int again = 0;\n \n     /*  Write back the QTD from the QH area */\n@@ -2441,6 +2445,11 @@ static int usb_ehci_post_load(void *opaque, int version_id)\n         }\n     }\n \n+    if (version_id < 3) {\n+        s->a_fetch_addr = s->a_fetch_addr_pre_v3;\n+        s->p_fetch_addr = s->p_fetch_addr_pre_v3;\n+    }\n+\n     return 0;\n }\n \n@@ -2472,7 +2481,7 @@ static void usb_ehci_vm_state_change(void *opaque, bool running, RunState state)\n \n const VMStateDescription vmstate_ehci = {\n     .name        = \"ehci-core\",\n-    .version_id  = 2,\n+    .version_id  = 3,\n     .minimum_version_id  = 1,\n     .pre_save    = usb_ehci_pre_save,\n     .post_load   = usb_ehci_post_load,\n@@ -2501,8 +2510,10 @@ const VMStateDescription vmstate_ehci = {\n         /* schedule state */\n         VMSTATE_UINT32(astate, EHCIState),\n         VMSTATE_UINT32(pstate, EHCIState),\n-        VMSTATE_UINT32(a_fetch_addr, EHCIState),\n-        VMSTATE_UINT32(p_fetch_addr, EHCIState),\n+        VMSTATE_UINT32_V(a_fetch_addr_pre_v3, EHCIState, 2),\n+        VMSTATE_UINT32_V(p_fetch_addr_pre_v3, EHCIState, 2),\n+        VMSTATE_UINT64_V(a_fetch_addr, EHCIState, 3),\n+        VMSTATE_UINT64_V(p_fetch_addr, EHCIState, 3),\n         VMSTATE_END_OF_LIST()\n     }\n };\ndiff --git a/hw/usb/trace-events b/hw/usb/trace-events\nindex 0d4318dcf1..8c90688bb3 100644\n--- a/hw/usb/trace-events\n+++ b/hw/usb/trace-events\n@@ -86,15 +86,15 @@ usb_ehci_portsc_write(uint32_t addr, uint32_t port, uint32_t val) \"wr mmio 0x%04\n usb_ehci_portsc_change(uint32_t addr, uint32_t port, uint32_t new, uint32_t old) \"ch mmio 0x%04x [port %d] = 0x%x (old: 0x%x)\"\n usb_ehci_usbsts(const char *sts, int state) \"usbsts %s %d\"\n usb_ehci_state(const char *schedule, const char *state) \"%s schedule %s\"\n-usb_ehci_qh_ptrs(void *q, uint32_t addr, uint32_t nxt, uint32_t c_qtd, uint32_t n_qtd, uint32_t a_qtd) \"q %p - QH @ 0x%08x: next 0x%08x qtds 0x%08x,0x%08x,0x%08x\"\n-usb_ehci_qh_fields(uint32_t addr, int rl, int mplen, int eps, int ep, int devaddr) \"QH @ 0x%08x - rl %d, mplen %d, eps %d, ep %d, dev %d\"\n-usb_ehci_qh_bits(uint32_t addr, int c, int h, int dtc, int i) \"QH @ 0x%08x - c %d, h %d, dtc %d, i %d\"\n+usb_ehci_qh_ptrs(void *q, uint64_t addr, uint32_t nxt, uint32_t c_qtd, uint32_t n_qtd, uint32_t a_qtd) \"q %p - QH @ 0x%\" PRIx64 \": next 0x%08x qtds 0x%08x,0x%08x,0x%08x\"\n+usb_ehci_qh_fields(uint64_t addr, int rl, int mplen, int eps, int ep, int devaddr) \"QH @ 0x%\" PRIx64 \" - rl %d, mplen %d, eps %d, ep %d, dev %d\"\n+usb_ehci_qh_bits(uint64_t addr, int c, int h, int dtc, int i) \"QH @ 0x%\" PRIx64 \" - c %d, h %d, dtc %d, i %d\"\n usb_ehci_qh_tbytes(uint32_t tbytes) \"updating tbytes to %d\"\n-usb_ehci_qtd_ptrs(void *q, uint32_t addr, uint32_t nxt, uint32_t altnext) \"q %p - QTD @ 0x%08x: next 0x%08x altnext 0x%08x\"\n-usb_ehci_qtd_fields(uint32_t addr, int tbytes, int cpage, int cerr, int pid) \"QTD @ 0x%08x - tbytes %d, cpage %d, cerr %d, pid %d\"\n-usb_ehci_qtd_bits(uint32_t addr, int ioc, int active, int halt, int babble, int xacterr) \"QTD @ 0x%08x - ioc %d, active %d, halt %d, babble %d, xacterr %d\"\n-usb_ehci_itd(uint32_t addr, uint32_t nxt, uint32_t mplen, uint32_t mult, uint32_t ep, uint32_t devaddr) \"ITD @ 0x%08x: next 0x%08x - mplen %d, mult %d, ep %d, dev %d\"\n-usb_ehci_sitd(uint32_t addr, uint32_t nxt, uint32_t active) \"ITD @ 0x%08x: next 0x%08x - active %d\"\n+usb_ehci_qtd_ptrs(void *q, uint64_t addr, uint32_t nxt, uint32_t altnext) \"q %p - QTD @ 0x%\" PRIx64 \": next 0x%08x altnext 0x%08x\"\n+usb_ehci_qtd_fields(uint64_t addr, int tbytes, int cpage, int cerr, int pid) \"QTD @ 0x%\" PRIx64 \" - tbytes %d, cpage %d, cerr %d, pid %d\"\n+usb_ehci_qtd_bits(uint64_t addr, int ioc, int active, int halt, int babble, int xacterr) \"QTD @ 0x%\" PRIx64 \" - ioc %d, active %d, halt %d, babble %d, xacterr %d\"\n+usb_ehci_itd(uint64_t addr, uint32_t nxt, uint32_t mplen, uint32_t mult, uint32_t ep, uint32_t devaddr) \"ITD @ 0x%\" PRIx64 \": next 0x%08x - mplen %d, mult %d, ep %d, dev %d\"\n+usb_ehci_sitd(uint64_t addr, uint32_t nxt, uint32_t active) \"SITD @ 0x%\" PRIx64 \": next 0x%08x - active %d\"\n usb_ehci_port_attach(uint32_t port, const char *owner, const char *device) \"attach port #%d, owner %s, device %s\"\n usb_ehci_port_detach(uint32_t port, const char *owner) \"detach port #%d, owner %s\"\n usb_ehci_port_reset(uint32_t port, int enable) \"reset port #%d - %d\"\n@@ -104,15 +104,15 @@ usb_ehci_port_resume(uint32_t port) \"port #%d\"\n usb_ehci_port_disable(uint32_t port) \"port #%d\"\n usb_ehci_queue_action(void *q, const char *action) \"q %p: %s\"\n usb_ehci_packet_action(void *q, void *p, const char *action) \"q %p p %p: %s\"\n-usb_ehci_packet_submit(uint32_t qhaddr, uint32_t next, uint32_t qtdaddr, int pid, size_t len, int endp, int status, int actual_length) \"qh=0x%x, next=0x%x, qtd=0x%x, pid=0x%x, len=%zd, endp=0x%x, status=%d, actual_length=%d\"\n+usb_ehci_packet_submit(uint64_t qhaddr, uint32_t next, uint64_t qtdaddr, int pid, size_t len, int endp, int status, int actual_length) \"qh=0x%\" PRIx64 \", next=0x%x, qtd=0x%\" PRIx64 \", pid=0x%x, len=%zd, endp=0x%x, status=%d, actual_length=%d\"\n usb_ehci_irq(uint32_t level, uint32_t frindex, uint32_t sts, uint32_t mask) \"level %d, frindex 0x%04x, sts 0x%x, mask 0x%x\"\n usb_ehci_guest_bug(const char *reason) \"%s\"\n usb_ehci_doorbell_ring(void) \"\"\n usb_ehci_doorbell_ack(void) \"\"\n usb_ehci_dma_error(void) \"\"\n-usb_ehci_execute_complete(uint32_t qhaddr, uint32_t next, uint32_t qtdaddr, int status, int actual_length) \"qhaddr=0x%x, next=0x%x, qtdaddr=0x%x, status=%d, actual_length=%d\"\n-usb_ehci_fetchqh_reclaim_done(uint32_t qhaddr) \"QH 0x%08x H-bit set, reclamation status reset - done processing\"\n-usb_ehci_fetchqh_dbg(uint32_t qhaddr, uint32_t h, uint32_t halt, uint32_t active, uint32_t next) \"QH 0x%08x (h 0x%x halt 0x%x active 0x%x) next 0x%08x\"\n+usb_ehci_execute_complete(uint64_t qhaddr, uint32_t next, uint64_t qtdaddr, int status, int actual_length) \"qhaddr=0x%\" PRIx64 \", next=0x%x, qtdaddr=0x%\" PRIx64 \", status=%d, actual_length=%d\"\n+usb_ehci_fetchqh_reclaim_done(uint64_t qhaddr) \"QH 0x%\" PRIx64 \" H-bit set, reclamation status reset - done processing\"\n+usb_ehci_fetchqh_dbg(uint64_t qhaddr, uint32_t h, uint32_t halt, uint32_t active, uint32_t next) \"QH 0x%\" PRIx64 \" (h 0x%x halt 0x%x active 0x%x) next 0x%08x\"\n usb_ehci_periodic_state_advance(uint32_t frame, uint32_t list, uint32_t entry) \"frame=%d, list=0x%x, entry=0x%x\"\n usb_ehci_skipped_uframes(uint64_t skipped_uframes) \"skipped %\" PRIu64 \" uframes\"\n usb_ehci_log(const char *msg) \"%s\"\n","prefixes":["v2","06/17"]}