{"id":2220206,"url":"http://patchwork.ozlabs.org/api/patches/2220206/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260406154935.144674-4-djordje.todorovic@htecgroup.com/","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"msgid":"<20260406154935.144674-4-djordje.todorovic@htecgroup.com>","list_archive_url":null,"date":"2026-04-06T15:49:41","name":"[v6,3/7] target/riscv: Set endianness MSTATUS bits at CPU reset","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"49a9e136cb71fb49ffc8b26604bb0824d71886dc","submitter":{"id":90738,"url":"http://patchwork.ozlabs.org/api/people/90738/?format=json","name":"Djordje Todorovic","email":"Djordje.Todorovic@htecgroup.com"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260406154935.144674-4-djordje.todorovic@htecgroup.com/mbox/","series":[{"id":498877,"url":"http://patchwork.ozlabs.org/api/series/498877/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/list/?series=498877","date":"2026-04-06T15:49:42","name":"Add RISC-V big-endian target support","version":6,"mbox":"http://patchwork.ozlabs.org/series/498877/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2220206/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2220206/checks/","tags":{},"related":[],"headers":{"Return-Path":"<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=htecgroup.com header.i=@htecgroup.com\n header.a=rsa-sha256 header.s=selector1 header.b=KM8xcibs;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)","dkim=none (message not signed)\n header.d=none;dmarc=none action=none header.from=htecgroup.com;"],"Received":["from lists.gnu.org (lists.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fqDRm0jBCz1yFt\n\tfor <incoming@patchwork.ozlabs.org>; Tue, 07 Apr 2026 01:54:59 +1000 (AEST)","from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1w9mHr-000247-5w; Mon, 06 Apr 2026 11:54:51 -0400","from eggs.gnu.org ([2001:470:142:3::10])\n by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <Djordje.Todorovic@htecgroup.com>)\n id 1w9mHp-00023p-UQ; Mon, 06 Apr 2026 11:54:50 -0400","from mail-francecentralazon11023134.outbound.protection.outlook.com\n ([40.107.162.134] helo=PA4PR04CU001.outbound.protection.outlook.com)\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <Djordje.Todorovic@htecgroup.com>)\n id 1w9mHo-0003KG-Hy; Mon, 06 Apr 2026 11:54:49 -0400","from GV2PR09MB8755.eurprd09.prod.outlook.com (2603:10a6:150:358::6)\n by VI1PR09MB6903.eurprd09.prod.outlook.com (2603:10a6:800:1e2::19)\n with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9769.19; Mon, 6 Apr\n 2026 15:49:42 +0000","from GV2PR09MB8755.eurprd09.prod.outlook.com\n ([fe80::939c:95df:4890:ce63]) by GV2PR09MB8755.eurprd09.prod.outlook.com\n ([fe80::939c:95df:4890:ce63%3]) with mapi id 15.20.9769.014; Mon, 6 Apr 2026\n 15:49:42 +0000"],"ARC-Seal":"i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;\n b=FpRJcFC/MvyVHbfJ5P0eLpJRt1+kMTh5XqJC2oOQHyjejtC2+Zt2BfX/sMcmEG1MF7SA5kGTGml84QEof+UlAvvIf2E6OOsI4eSc5kPS3olQL8WVR+KjA4gYtelRqEGFwfoFMHvp57QbJ36Dtq89eQgVtrpiVVZS1+XQpYPhskaR32meaivy6Z/5UQadeWpD1ZdSwdhItwncNAWPLaXNCYlT+AcHt9s3PhGZrO1CJjjM1a9DYCy/A1TBfhIkC6pwhb6oAXaUHAfObozRogoXB7pZVoS8bD1mtERdJgaVC/Ae0AFBd0Jvp5N3TkT+nL588/NQyuK654JwJdD6ctuwFA==","ARC-Message-Signature":"i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector10001;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=ecCfSg8uDGE4ujf8sKSBImdcxzfMnPxIU4Dlw7Q9APE=;\n b=aijSgETzPyZTxdbQzh6g6wZhD7NLRe89ENYgiF2e+cxlgQOvxQxfweH7H1Mv3pnt/t3vkyDB/VV7VAx0JKrJ9CoL7VIo7ZPZoSR/S+Ioasg168SgE9Rrt1p6Ayiy4rT5+bP/j3mUTfxEiUd3CUuxYG/w+8E4KnyParqp+YZkIu/BIsM/VHKR1lAdRDXPAuoWjs6r1BtIv26RKfRPXG+L7Gc1myYNEQylAK9G82gSAz69Lq0ex+hnjOOmocL314jyqldO9xuXyYHXuo7XfjomYIAoCB9RjHKq6uv7E6AiXlQ8pF4PNDig+G7Zsx2tjt1999xAkUHj1sCdci3niWWjFw==","ARC-Authentication-Results":"i=1; mx.microsoft.com 1; spf=pass\n smtp.mailfrom=htecgroup.com; dmarc=pass action=none\n header.from=htecgroup.com; dkim=pass header.d=htecgroup.com; arc=none","DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed; d=htecgroup.com;\n s=selector1;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=ecCfSg8uDGE4ujf8sKSBImdcxzfMnPxIU4Dlw7Q9APE=;\n b=KM8xcibsfNW65ZvkuXj8JU19YERLzGf90qoQ5w4FM/M2/Z30imBMjstAr2jli+JxNdcGOYDLL0CYhE7O8njhc77lZmi7geDH64+ZQPcf0+BqpLdFXGp2Co4ryNstemMHk6y5pq4FJhGts3c7bo937cA3yV9h2cEDirKT02KzrC1lrAHHW5sBEylKwgJ+7lRCzgoccf7+VonCSd9iZ8wlB2v650tb0LsglfuneD9mK+3aY7EB+2tDKVYh9MNEmzVgbSY3Q7zRniEr+TV/uO7Y5k9ig8qzy2EeCRswdMwwXr0a4mP7iUEjFZmrIwMePtCbsr8IetiTC/hzw9FROYNhpg==","From":"Djordje Todorovic <Djordje.Todorovic@htecgroup.com>","To":"\"qemu-devel@nongnu.org\" <qemu-devel@nongnu.org>","CC":"\"qemu-riscv@nongnu.org\" <qemu-riscv@nongnu.org>, \"cfu@mips.com\"\n <cfu@mips.com>, \"mst@redhat.com\" <mst@redhat.com>,\n \"marcel.apfelbaum@gmail.com\" <marcel.apfelbaum@gmail.com>,\n \"dbarboza@ventanamicro.com\" <dbarboza@ventanamicro.com>, \"philmd@linaro.org\"\n <philmd@linaro.org>, \"alistair23@gmail.com\" <alistair23@gmail.com>,\n \"thuth@redhat.com\" <thuth@redhat.com>, Djordje Todorovic\n <Djordje.Todorovic@htecgroup.com>","Subject":"[PATCH v6 3/7] target/riscv: Set endianness MSTATUS bits at CPU reset","Thread-Topic":"[PATCH v6 3/7] target/riscv: Set endianness MSTATUS bits at CPU\n reset","Thread-Index":"AQHcxdz7egpNESDMekSh2U2baJ4koQ==","Date":"Mon, 6 Apr 2026 15:49:41 +0000","Message-ID":"<20260406154935.144674-4-djordje.todorovic@htecgroup.com>","References":"<20260406154935.144674-1-djordje.todorovic@htecgroup.com>","In-Reply-To":"<20260406154935.144674-1-djordje.todorovic@htecgroup.com>","Accept-Language":"en-US","Content-Language":"en-US","X-MS-Has-Attach":"","X-MS-TNEF-Correlator":"","authentication-results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=htecgroup.com header.i=@htecgroup.com\n header.a=rsa-sha256 header.s=selector1 header.b=KM8xcibs;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)","dkim=none (message not signed)\n header.d=none;dmarc=none action=none header.from=htecgroup.com;"],"x-ms-publictraffictype":"Email","x-ms-traffictypediagnostic":"GV2PR09MB8755:EE_|VI1PR09MB6903:EE_","x-ms-office365-filtering-correlation-id":"88733c24-2174-433b-161a-08de93f41e8d","x-ms-exchange-senderadcheck":"1","x-ms-exchange-antispam-relay":"0","x-microsoft-antispam":"BCL:0;\n ARA:13230040|366016|376014|1800799024|18002099003|38070700021|22082099003|56012099003;","x-microsoft-antispam-message-info":"\n kTJz8PrZJqnm7fJd15RtOKe/uPlaiVJbZi7SDi1PATbDDAWYGuQHl9JHIK2/gxLtNNLbcUPV3DuuWEyD5vdKl/IvYXimvANCkbvI/Bz/mEqw138UCNAv61atprZrh99ycVxNlHSUucqAqpYY0Uojn+HWwClAktbn+LMJFafQP+Qcj1XmxGPhtjOXwPVFmVsaAb+vHQG83uVX/TuNEkkxjEMLnaV2mAYbZqMx9aoiHS1/SfPAwMNvBEM+wgYlw8s9Cmy1+ymkhmPhFKWdvPdkx14HMmf1sZqS6ImhHo2gUoV8hmkjjcXyqMSMEt7OIVnK2tBTR+EblIOr/g4BAldgd3f6LDO8EqLVk6AaRnmmbBjLabOUmOf2IUfEZCExtfD57FF3ZH7hLYjH6+zxYQvC3w4Z6LRw84hf+39WmyLNNrCCzYdHXYXEYKN2PReoaQ5mnuk5o9lRtzCifZ74gISV24cMpUP3TlaOVeqAfLul0bSw9o5wF2//dNqWjVcYeluUjAy9N6T4WvGkngNStccwPNzUNlU3m1sxhUrNngrA/KUdS/3raPdXRwn+HsFL/nsX9x3YNjbKVQZw3Nj8jMmMlVZ7YU/JG3Xl3Ci7XOpVCr9/bdLJ6KEEQDesoq/g4Avaic+na/E9ZClaQFiB3FPBvz+eYNM048lnuUBK9CdErSmSJvlg5QTdMaq4lAU+FiSCj801TT7wzjqHaJKHeVSCRw4YrPnpT+V/fB52E3vYSp+eeHT04Ss8KwkoGE9QiWpzEitUmg2A0TIxNDAQ0c4opD6CQjlliJLw+6z7i/KoW1k=","x-forefront-antispam-report":"CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:;\n IPV:NLI; SFV:NSPM; H:GV2PR09MB8755.eurprd09.prod.outlook.com; PTR:; CAT:NONE;\n SFS:(13230040)(366016)(376014)(1800799024)(18002099003)(38070700021)(22082099003)(56012099003);\n DIR:OUT; SFP:1102;","x-ms-exchange-antispam-messagedata-chunkcount":"1","x-ms-exchange-antispam-messagedata-0":"=?iso-8859-1?q?owvX0tC52T9mkcXnlDcQqIb?=\n\t=?iso-8859-1?q?Q4oL2uQcRhrGeTVfD4fsJc8PzZK2KUnl7IvGC3/Suj+WqlG9gBPhwKbRLrQj?=\n\t=?iso-8859-1?q?ZiXifLzpx0bMAEeVLxC1/o5HqVHhOCJg2tMBH0S8CcOeRp9or4MaarpziGy7?=\n\t=?iso-8859-1?q?A4jmEIkXOe2dA36DZsi8FccSPwsvlUtPffhBaT4DEIVQ5WQo7ge4YP+vDNTN?=\n\t=?iso-8859-1?q?yKaKEiXgyJk03DHz9zeZh12kTUAvM6dlwEJKoo8dofLxs+7PQxlHskBQxzyp?=\n\t=?iso-8859-1?q?gIXmWVRA4ixBzKrzGEKcBNUQNHx/MWwKwHA98NljjOV0p44N72/M8WZFXRsJ?=\n\t=?iso-8859-1?q?osYaril8HMV/VcYhd4FIXO6miSxT46KwaLHAdSRMxGW6okxux70m5t5HRPgW?=\n\t=?iso-8859-1?q?6R6xTEUnl9f2UptZGPLjhlprhJgzmCdKzzGgexFQwZ04DID40kFeOYcEmJfD?=\n\t=?iso-8859-1?q?YuBC85YaXD5Rr4wH/ExNR6e1o133NmNJAKDxWRFYQkvAEGn26qz0U8xm0Xuf?=\n\t=?iso-8859-1?q?F2pvQlugDUGWkT2CN5j3EFTU0yVD8YvLxTCyIengJd4Lf4o1fTf+ZcYmL5y+?=\n\t=?iso-8859-1?q?EKdI6hqcf5y4d+mO6JE2aZXHzThjfy2yBYVOiMJdbg3aOTCVAAK9SpFnIGs1?=\n\t=?iso-8859-1?q?PSNibLqUaW6WURlDzwQRLi6vuCjWo29WrrfB3Yqr4hjPFEzANaTNDCvhN1yn?=\n\t=?iso-8859-1?q?r9MrFNYsXn2S9IEXShrbniI8cwTOMxZlvav6Ne1ByQYsKkCIAjTMa8lT6Kdx?=\n\t=?iso-8859-1?q?BSPRhmeJ7LYHS/OdwH74MkZU1EswtFEWr9iqdepiuapvFOAVYhSYDRtrJMp3?=\n\t=?iso-8859-1?q?AAhtr64D052/3d1ZeJZPRx0TlJdZXN6qP3N8PZwsE9+z7kuYQYdYp7Iww5H5?=\n\t=?iso-8859-1?q?Teqpxl2IFS8YhIfVgGRT2ASWyIFD8G0d2vVVymiDuoNnK4Oa7elmeRS0LXdu?=\n\t=?iso-8859-1?q?uUM9RtG9xaxz7xzkA97Er0dj5fj8DcQQrmzoHgAQ4t1qd//58QOkkPbwZrnj?=\n\t=?iso-8859-1?q?7Yj1cKlX7kEzAnHtlo0+UzaGVL5qbWF8pkq4YumRdKBLCA55Fh4pw9weJfli?=\n\t=?iso-8859-1?q?S9cECUqSKWglfOw+pdZvC7VKAYdFkKXYZkfl+HWtFnHs+bG8hhYOsxbiBm5R?=\n\t=?iso-8859-1?q?0iSDyDBXmSZNXWRLbkkiuhHoSBADZyRdBYQkZmuDGqqsvvRkEQAKb21gjk/S?=\n\t=?iso-8859-1?q?R8dYMwxcb5TJEqEtyWuTdwiiGK34E908+tE2umefhwooxmM1cKj9g+DMPT5G?=\n\t=?iso-8859-1?q?AJ9yF53sFffteYgohul0b/Wr6qiQtOg7OxtU8DgwwQjh6O19Ui9aj4G9nrnG?=\n\t=?iso-8859-1?q?ocOZTa2RVp21M76JVo0lQlChTCJmCws/m1o8bOpzRIh+xjNzz0EMuUVw04zo?=\n\t=?iso-8859-1?q?Ki2xrpRYW286Pz2dYvjNhXd+iUH7hAD1lF6x8mcpTFPkkpWSNOLJRXUW5W48?=\n\t=?iso-8859-1?q?D6SsrZ1FG6tpodv546t6IKI1yQIu4/AMDTNDj/IwPte7xFnxDgU3eSMMEPR9?=\n\t=?iso-8859-1?q?NqtJEWpXUyyCmYRKxZt44wcURK0a+kumpbMrIGB4OWFamVjaxT93e/nM+DTV?=\n\t=?iso-8859-1?q?S8tzuH8ZiVOs/OZQVW7WOowTTNWetUgJve7XkJ0+7fvmyjmwcCuKZFzmYXm+?=\n\t=?iso-8859-1?q?JEJeAV4Mezojw2kQR1cvXrsZfXM8UJJ7fMv6slivqLS4ek7fV35j2obL+crU?=\n\t=?iso-8859-1?q?pDaKAqOQv4nnE24OQQbhEkVF2AIY6QdPz2BotEv3KgrldNCGSOg4vTyysYuj?=\n\t=?iso-8859-1?q?zWJu9sgNsfFsPANt9eoNaG0fHGuxa1pmCBbFrq4X/bfxXX6021TyjwdrYehn?=\n\t=?iso-8859-1?q?sX9oFvz3LLnD/EmC7v6FXHx4BHGAG?=","Content-Type":"text/plain; charset=\"iso-8859-1\"","Content-Transfer-Encoding":"quoted-printable","MIME-Version":"1.0","X-OriginatorOrg":"htecgroup.com","X-MS-Exchange-CrossTenant-AuthAs":"Internal","X-MS-Exchange-CrossTenant-AuthSource":"GV2PR09MB8755.eurprd09.prod.outlook.com","X-MS-Exchange-CrossTenant-Network-Message-Id":"\n 88733c24-2174-433b-161a-08de93f41e8d","X-MS-Exchange-CrossTenant-originalarrivaltime":"06 Apr 2026 15:49:41.9852 (UTC)","X-MS-Exchange-CrossTenant-fromentityheader":"Hosted","X-MS-Exchange-CrossTenant-id":"9f85665b-7efd-4776-9dfe-b6bfda2565ee","X-MS-Exchange-CrossTenant-mailboxtype":"HOSTED","X-MS-Exchange-CrossTenant-userprincipalname":"\n kDfRlLp4choGXGv7sh04yGk3M41nL+UwHCjUCjW1ULrOM50DC5w6JBrroEe2sZsM7iqye2ccyNwJRRTwB3IH6fmRf0mnXvDNWyPAc0TOMM0=","X-MS-Exchange-Transport-CrossTenantHeadersStamped":"VI1PR09MB6903","Received-SPF":"pass client-ip=40.107.162.134;\n envelope-from=Djordje.Todorovic@htecgroup.com;\n helo=PA4PR04CU001.outbound.protection.outlook.com","X-Spam_score_int":"-20","X-Spam_score":"-2.1","X-Spam_bar":"--","X-Spam_report":"(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_MSPIKE_H2=0.001, RCVD_IN_VALIDITY_RPBL_BLOCKED=0.001,\n RCVD_IN_VALIDITY_SAFE_BLOCKED=0.001, SPF_HELO_PASS=-0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no","X-Spam_action":"no action","X-BeenThere":"qemu-devel@nongnu.org","X-Mailman-Version":"2.1.29","Precedence":"list","List-Id":"qemu development <qemu-devel.nongnu.org>","List-Unsubscribe":"<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>","List-Archive":"<https://lists.nongnu.org/archive/html/qemu-devel>","List-Post":"<mailto:qemu-devel@nongnu.org>","List-Help":"<mailto:qemu-devel-request@nongnu.org?subject=help>","List-Subscribe":"<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>","Errors-To":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org"},"content":"When the big-endian CPU property is enabled, set the MSTATUS_UBE\n(User Big-Endian), MSTATUS_SBE (Supervisor Big-Endian), and\nMSTATUS_MBE (Machine Big-Endian) bits during CPU reset.\n\nThis configures all privilege levels for big-endian data access,\nmatching the RISC-V privileged specification's endianness control\nmechanism. Instructions remain little-endian regardless.\n\nAlso update the disassembler comment to clarify that\nBFD_ENDIAN_LITTLE is correct because RISC-V instructions are\nalways little-endian per the ISA specification.\n\nSigned-off-by: Djordje Todorovic <djordje.todorovic@htecgroup.com>\n---\n target/riscv/cpu.c | 10 +++++-----\n 1 file changed, 5 insertions(+), 5 deletions(-)","diff":"diff --git a/target/riscv/cpu.c b/target/riscv/cpu.c\nindex 4537305dfe..eed5afd27e 100644\n--- a/target/riscv/cpu.c\n+++ b/target/riscv/cpu.c\n@@ -716,6 +716,9 @@ static void riscv_cpu_reset_hold(Object *obj, ResetType type)\n             env->mstatus = set_field(env->mstatus, MSTATUS_MDT, 1);\n         }\n     }\n+    if (cpu->cfg.big_endian) {\n+        env->mstatus |= MSTATUS_UBE | MSTATUS_SBE | MSTATUS_MBE;\n+    }\n     env->mcause = 0;\n     env->miclaim = MIP_SGEIP;\n     env->pc = env->resetvec;\n@@ -803,11 +806,8 @@ static void riscv_cpu_disas_set_info(const CPUState *s, disassemble_info *info)\n     info->target_info = &cpu->cfg;\n \n     /*\n-     * A couple of bits in MSTATUS set the endianness:\n-     *  - MSTATUS_UBE (User-mode),\n-     *  - MSTATUS_SBE (Supervisor-mode),\n-     *  - MSTATUS_MBE (Machine-mode)\n-     * but we don't implement that yet.\n+     * RISC-V instructions are always little-endian, regardless of the\n+     * data endianness configured via MSTATUS UBE/SBE/MBE bits.\n      */\n     info->endian = BFD_ENDIAN_LITTLE;\n \n","prefixes":["v6","3/7"]}