{"id":2219587,"url":"http://patchwork.ozlabs.org/api/patches/2219587/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260403142446.36964-8-mohamed@unpredictable.fr/","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"msgid":"<20260403142446.36964-8-mohamed@unpredictable.fr>","list_archive_url":null,"date":"2026-04-03T14:24:44","name":"[v5,7/9] whpx: i386: introduce proper cpuid support","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"ffdf1f83b1429b126706ef2c0868fb1862141757","submitter":{"id":91318,"url":"http://patchwork.ozlabs.org/api/people/91318/?format=json","name":"Mohamed Mediouni","email":"mohamed@unpredictable.fr"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260403142446.36964-8-mohamed@unpredictable.fr/mbox/","series":[{"id":498635,"url":"http://patchwork.ozlabs.org/api/series/498635/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/list/?series=498635","date":"2026-04-03T14:24:37","name":"whpx: i386: bug fixes, feature probing and CPUID","version":5,"mbox":"http://patchwork.ozlabs.org/series/498635/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2219587/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2219587/checks/","tags":{},"related":[],"headers":{"Return-Path":"<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=unpredictable.fr header.i=@unpredictable.fr\n header.a=rsa-sha256 header.s=sig1 header.b=XJ0YNV5m;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)"],"Received":["from lists.gnu.org (lists.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fnLcF2Sg6z1yDH\n\tfor <incoming@patchwork.ozlabs.org>; Sat, 04 Apr 2026 01:25:47 +1100 (AEDT)","from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1w8fSe-0005Nl-2N; Fri, 03 Apr 2026 10:25:24 -0400","from eggs.gnu.org ([2001:470:142:3::10])\n by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <mohamed@unpredictable.fr>)\n id 1w8fSY-0005LL-7h\n for qemu-devel@nongnu.org; Fri, 03 Apr 2026 10:25:19 -0400","from p-east2-cluster2-host11-snip4-10.eps.apple.com ([57.103.78.93]\n helo=outbound.st.icloud.com)\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <mohamed@unpredictable.fr>)\n id 1w8fSW-0000Nm-6Q\n for qemu-devel@nongnu.org; Fri, 03 Apr 2026 10:25:17 -0400","from outbound.st.icloud.com (unknown [127.0.0.2])\n by p00-icloudmta-asmtp-us-east-1a-100-percent-6 (Postfix) with ESMTPS id\n 029C11801164; Fri, 03 Apr 2026 14:25:11 +0000 (UTC)","from localhost.localdomain (unknown [17.42.251.67])\n by p00-icloudmta-asmtp-us-east-1a-100-percent-6 (Postfix) with ESMTPSA id\n 358EB18002F9; Fri, 03 Apr 2026 14:24:59 +0000 (UTC)"],"Dkim-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed; d=unpredictable.fr;\n s=sig1; t=1775226315; x=1777818315;\n bh=d6aYMezS4K50QhpFbiouZemcvwz2NgiZB6lHAEg2j7I=;\n h=From:To:Subject:Date:Message-ID:MIME-Version:x-icloud-hme;\n b=XJ0YNV5m1mh0r6BTNW3xPR5kYvFmHimeTxVbfxd5won6n6RknHmqJZEuEAj/8J1/gvdfxOhIVphKNtKYnK72Jh6FccH4ffMRnKpkd2iRg3wAOoJUQGiOZW0kJLKprvBHQFxSxiV0t2MclTSXW/IquiOtdhQnwpz1y6E+1bQ6zA+tNr+V/Y6/ZgOv75D7Gpr7DeJe/9WBzOzHPJt/54DrRhHGX+4JE67zTFVFktzx0aacIRYI77gHY5dWdljq/bYmPdchiS3UWgmEpcZXWH7O1CCgnk6AQoQc7nTv6D/Cisu3GKC3TqDc/R/ygtrANmCgOlyIqSaVrHOdVc+JqQw95Q==","mail-alias-created-date":"1752046281608","From":"Mohamed Mediouni <mohamed@unpredictable.fr>","To":"qemu-devel@nongnu.org","Cc":"Phil Dennis-Jordan <phil@philjordan.eu>,\n Mohamed Mediouni <mohamed@unpredictable.fr>,\n Paolo Bonzini <pbonzini@redhat.com>, Zhao Liu <zhao1.liu@intel.com>,\n Pedro Barbuda <pbarbuda@microsoft.com>, Wei Liu <wei.liu@kernel.org>,\n Roman Bolshakov <rbolshakov@ddn.com>","Subject":"[PATCH v5 7/9] whpx: i386: introduce proper cpuid support","Date":"Fri,  3 Apr 2026 16:24:44 +0200","Message-ID":"<20260403142446.36964-8-mohamed@unpredictable.fr>","X-Mailer":"git-send-email 2.50.1","In-Reply-To":"<20260403142446.36964-1-mohamed@unpredictable.fr>","References":"<20260403142446.36964-1-mohamed@unpredictable.fr>","MIME-Version":"1.0","Content-Transfer-Encoding":"8bit","X-Proofpoint-ORIG-GUID":"rR6JmN2Ki_IGOSY6eeVQBuIDWcwdXcZp","X-Proofpoint-Spam-Details-Enc":"AW1haW4tMjYwNDAzMDEyOCBTYWx0ZWRfX4VFbWmEB7nkI\n WMT/WLyT3CH4gWFflfOM5oQLGMniqFGalNOvcswwhQBFl4hJgWpW5NWb2TsGvfH9L7OOFXq4329\n MC9MQpkn6247fkI27MoX52jkBRBKQClhKmHkFZBtQV3LeO1yPA9c5EMNI9Gy3b6gVLCxmT2n5oX\n dTbF5Jg7nn9kRndeqlNMnitSch9MT3qLw2dcTUJEIp9KmAsBcNg/7V2QJUSBlYYwaFJ9POxng0d\n kCPCSxO1pdSz05FN26G4EVat1/iqE4T3nj6TSsXscrzJ/NdifmqU21yDJ8+An4R2xOP6Rtsl1T/\n WvOFu+yVwldXYfJI0Ta3xgpZAmLeW3lEkYEbQLTsNv9e/hKabiKi/NttyjKF5w=","X-Authority-Info-Out":"v=2.4 cv=G5UR0tk5 c=1 sm=1 tr=0 ts=69cfcdc8\n cx=c_apl:c_pps:t_out a=YrL12D//S6tul8v/L+6tKg==:117\n a=YrL12D//S6tul8v/L+6tKg==:17 a=A5OVakUREuEA:10 a=VkNPw1HP01LnGYTKEx00:22\n a=8S12nBvZezfavlJVhXoA:9","X-Proofpoint-GUID":"rR6JmN2Ki_IGOSY6eeVQBuIDWcwdXcZp","X-Proofpoint-Virus-Version":"vendor=baseguard\n engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49\n definitions=2026-04-03_04,2026-04-03_01,2025-10-01_01","X-Proofpoint-Spam-Details":"rule=notspam policy=default score=0 mlxscore=0\n suspectscore=0 adultscore=0 bulkscore=0 lowpriorityscore=0 malwarescore=0\n clxscore=1030 phishscore=0 spamscore=0 mlxlogscore=840 classifier=spam\n authscore=0 adjust=0 reason=mlx scancount=1 engine=8.22.0-2601150000\n definitions=main-2604030128","Received-SPF":"pass client-ip=57.103.78.93;\n envelope-from=mohamed@unpredictable.fr; helo=outbound.st.icloud.com","X-Spam_score_int":"-27","X-Spam_score":"-2.8","X-Spam_bar":"--","X-Spam_report":"(-2.8 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_LOW=-0.7, RCVD_IN_MSPIKE_H2=0.001,\n RCVD_IN_VALIDITY_CERTIFIED_BLOCKED=0.001,\n RCVD_IN_VALIDITY_RPBL_BLOCKED=0.001,\n SPF_HELO_PASS=-0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no","X-Spam_action":"no action","X-BeenThere":"qemu-devel@nongnu.org","X-Mailman-Version":"2.1.29","Precedence":"list","List-Id":"qemu development <qemu-devel.nongnu.org>","List-Unsubscribe":"<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>","List-Archive":"<https://lists.nongnu.org/archive/html/qemu-devel>","List-Post":"<mailto:qemu-devel@nongnu.org>","List-Help":"<mailto:qemu-devel-request@nongnu.org?subject=help>","List-Subscribe":"<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>","Errors-To":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org"},"content":"Unlike the implementation in QEMU 10.2, this one works.\n\nIt's not optimal though as it doesn't use the Hyper-V support for this.\n\nSigned-off-by: Mohamed Mediouni <mohamed@unpredictable.fr>\n---\n target/i386/whpx/whpx-all.c | 39 ++++++++++++++++++++++++++++++++++---\n 1 file changed, 36 insertions(+), 3 deletions(-)","diff":"diff --git a/target/i386/whpx/whpx-all.c b/target/i386/whpx/whpx-all.c\nindex 03233d1b94..3e006496be 100644\n--- a/target/i386/whpx/whpx-all.c\n+++ b/target/i386/whpx/whpx-all.c\n@@ -2127,6 +2127,35 @@ int whpx_vcpu_run(CPUState *cpu)\n                     }\n                     break;\n                 }\n+            } else {\n+                switch (vcpu->exit_ctx.CpuidAccess.Rax) {\n+                case 0x40000000:\n+                case 0x40000001:\n+                case 0x40000010:\n+                    reg_values[1].Reg64 = vcpu->exit_ctx.CpuidAccess.DefaultResultRax;\n+                    reg_values[2].Reg64 = vcpu->exit_ctx.CpuidAccess.DefaultResultRcx;\n+                    reg_values[3].Reg64 = vcpu->exit_ctx.CpuidAccess.DefaultResultRdx;\n+                    reg_values[4].Reg64 = vcpu->exit_ctx.CpuidAccess.DefaultResultRbx;\n+                    break;\n+                }\n+            }\n+\n+            /* Dynamic depending on XCR0 and XSS, so query DefaultResult */\n+            if (vcpu->exit_ctx.CpuidAccess.Rax == 0x07\n+                && vcpu->exit_ctx.CpuidAccess.Rcx == 0) {\n+                if (vcpu->exit_ctx.CpuidAccess.DefaultResultRdx\n+                    & CPUID_7_0_EDX_CET_IBT) {\n+                    reg_values[3].Reg32 |= CPUID_7_0_EDX_CET_IBT;\n+                } else {\n+                    reg_values[3].Reg32 &= ~CPUID_7_0_EDX_CET_IBT;\n+                }\n+\n+                if (vcpu->exit_ctx.CpuidAccess.DefaultResultRcx\n+                    & CPUID_7_0_ECX_CET_SHSTK) {\n+                    reg_values[2].Reg32 |= CPUID_7_0_ECX_CET_SHSTK;\n+                } else {\n+                    reg_values[2].Reg32 &= ~CPUID_7_0_ECX_CET_SHSTK;\n+                }\n             }\n \n             hr = whp_dispatch.WHvSetVirtualProcessorRegisters(\n@@ -2345,8 +2374,12 @@ int whpx_accel_init(AccelState *as, MachineState *ms)\n     WHV_CAPABILITY_FEATURES features = {0};\n     WHV_PROCESSOR_FEATURES_BANKS processor_features;\n     WHV_PROCESSOR_PERFMON_FEATURES perfmon_features;\n-    UINT32 cpuidExitList[] = {1};\n-    UINT32 cpuidExitList_nohyperv[] = {1, 0x40000000, 0x40000001, 0x40000010};\n+\n+    UINT32 cpuidExitList[] = {0x0, 0x1, 0x6, 0x7, 0x14, 0x24, 0x29, 0x1E,\n+        0x40000000, 0x40000001, 0x40000010, 0x80000000, 0x80000001,\n+        0x80000002, 0x80000003, 0x80000004, 0x80000007, 0x80000008,\n+        0x8000000A, 0x80000021, 0x80000022, 0xC0000000, 0xC0000001};\n+    UINT32 cpuidExitList_legacy_os[] = {1, 0x40000000, 0x40000001, 0x40000010};\n \n     whpx = &whpx_global;\n \n@@ -2602,7 +2635,7 @@ int whpx_accel_init(AccelState *as, MachineState *ms)\n     hr = whp_dispatch.WHvSetPartitionProperty(\n         whpx->partition,\n         WHvPartitionPropertyCodeCpuidExitList,\n-        whpx->hyperv_enlightenments_enabled ? cpuidExitList : cpuidExitList_nohyperv,\n+        !whpx_is_legacy_os() ? cpuidExitList : cpuidExitList_legacy_os,\n         RTL_NUMBER_OF(cpuidExitList) * sizeof(UINT32));\n \n     if (FAILED(hr)) {\n","prefixes":["v5","7/9"]}