{"id":2219054,"url":"http://patchwork.ozlabs.org/api/patches/2219054/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/7058091ab3c247cd7c94c6505dec6fc0bd9be196.1775122853.git.matheus.bernardino@oss.qualcomm.com/","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"msgid":"<7058091ab3c247cd7c94c6505dec6fc0bd9be196.1775122853.git.matheus.bernardino@oss.qualcomm.com>","list_archive_url":null,"date":"2026-04-02T10:47:32","name":"[v2,15/16] tests/hexagon: add tests for v68 HVX IEEE float comparisons","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"7aaa58531c9fd40a807bf9be626e8f2dcd9c4d39","submitter":{"id":90606,"url":"http://patchwork.ozlabs.org/api/people/90606/?format=json","name":"Matheus Tavares Bernardino","email":"matheus.bernardino@oss.qualcomm.com"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/7058091ab3c247cd7c94c6505dec6fc0bd9be196.1775122853.git.matheus.bernardino@oss.qualcomm.com/mbox/","series":[{"id":498468,"url":"http://patchwork.ozlabs.org/api/series/498468/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/list/?series=498468","date":"2026-04-02T10:47:20","name":"hexagon: add missing HVX float instructions","version":2,"mbox":"http://patchwork.ozlabs.org/series/498468/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2219054/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2219054/checks/","tags":{},"related":[],"headers":{"Return-Path":"","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=qualcomm.com header.i=@qualcomm.com header.a=rsa-sha256\n header.s=qcppdkim1 header.b=SDPCcNE+;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com\n header.a=rsa-sha256 header.s=google header.b=Go+OuH3m;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)"],"Received":["from lists.gnu.org (lists.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fmdsC4QPXz1yGH\n\tfor ; Thu, 02 Apr 2026 21:49:35 +1100 (AEDT)","from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from )\n\tid 1w8FbU-0005fu-Fn; Thu, 02 Apr 2026 06:48:48 -0400","from eggs.gnu.org ([2001:470:142:3::10])\n by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from )\n id 1w8Fap-0004l3-6s\n for qemu-devel@nongnu.org; Thu, 02 Apr 2026 06:48:13 -0400","from mx0a-0031df01.pphosted.com ([205.220.168.131])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from )\n id 1w8Fak-0007q9-RK\n for qemu-devel@nongnu.org; Thu, 02 Apr 2026 06:48:06 -0400","from pps.filterd (m0279867.ppops.net [127.0.0.1])\n by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id\n 6328RsVY352251\n for ; Thu, 2 Apr 2026 10:47:51 GMT","from mail-dy1-f197.google.com (mail-dy1-f197.google.com\n [74.125.82.197])\n by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4d9myh8h1h-1\n (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT)\n for ; Thu, 02 Apr 2026 10:47:51 +0000 (GMT)","by mail-dy1-f197.google.com with SMTP id\n 5a478bee46e88-2c72849f648so3525638eec.0\n for ; Thu, 02 Apr 2026 03:47:51 -0700 (PDT)","from hu-mathbern-lv.qualcomm.com (Global_NAT1.qualcomm.com.\n [129.46.96.20]) by smtp.gmail.com with ESMTPSA id\n 5a478bee46e88-2ca7d00f5easm2004783eec.29.2026.04.02.03.47.49\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Thu, 02 Apr 2026 03:47:49 -0700 (PDT)"],"DKIM-Signature":["v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=\n cc:content-transfer-encoding:date:from:in-reply-to:message-id\n :mime-version:references:subject:to; s=qcppdkim1; bh=RfmOA1oJRbM\n 59T5jNLihWyqgY4oN9Qis1RTJ8xh8eSY=; b=SDPCcNE+wHgTOvJwL0HTmbj6QyC\n 6gFYb/Sn7UCy3cSl0BdlD0D7Z9FMvy5XERH8b0o9cAZ4S6aX38JcVbG3eN1eUhdL\n brcnmgUb93SBg9TdXh1IIPNeWa7Oqjf/jLe5fW0WrmDHhTjIkNzZ7Jbzumw/vxdv\n 4jmPfAwEYdTi+KIpsnglpmcdCVyybiobLUzfgaBz10bm2rvL8B4bfIjRjvqrBvmE\n 5Tjyh1dHPJCx7tDbNgtZxuSJYNBZfHnfcuiyZxonhUjRapJlwTDdg6ZnyuxKiqZf\n UFCH3hN8KO187xr6TwbQ+cWkMKYWlEHA5KR9K4pMulYkiTdnzliNFxpel6Q==","v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=oss.qualcomm.com; s=google; t=1775126871; x=1775731671; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n :message-id:reply-to;\n bh=RfmOA1oJRbM59T5jNLihWyqgY4oN9Qis1RTJ8xh8eSY=;\n b=Go+OuH3mW0acjhj/qXWxBiP+yWQ6x20xSqVgxLe69g8L0UxiKRxUNwgtPYqMex6uRD\n wFinOvCB8BC2hYtydQlVnToQAaT7/6eecYhKXfpGuwMdRw0zMUeTLvylHec/4Lac/L+D\n iC6W1Zsk41EXb3nVdhUqYB2IXdoKg7Cbj9uS6SHkDM0agp1IY6dCW0qEodfX2yT6TRtr\n 0s3JNs3NeIawleNcgNZr1ySQDXcfjqSGodYCmeoSHP19E+o5ZheKi9jmY5NywnOoEU/7\n fX/XHIvooac2QYFwypFPTor5j8sonZt0UXR+AzOyL0BTYnLkp3pUNGWC2tpcgSGIuHYS\n 5kPQ=="],"X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1775126871; x=1775731671;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from\n :to:cc:subject:date:message-id:reply-to;\n bh=RfmOA1oJRbM59T5jNLihWyqgY4oN9Qis1RTJ8xh8eSY=;\n b=SnDGFwmhc1CWARBe/UVL3aBqju8kPKvPQl5b3krU5AvqPNutrQKwz2s36cA+9uLLts\n qu3H51QSnhQTFGsjtVTPdIQXNBBE28rZdFtpzPai8bkPFazstbNlpFxfeOuqiQNJJZ9n\n fCOYlUka3wSbzxPx1K9TzRv2GpmaXTJVt6qXACDkaGjc2XxRg6rWEgXYmcgUcOv+IMVt\n 3p9tGpNCYvO6p0hZTl8ROj1ycI5YeE5IzJfjY3tCN34slps9jIBJAGdXjwBYeMaUWxEg\n JrMv4Lo5lYGYrcbY6wmKUCUw1GRTuV07EbDwjPAe1uxkO2Db7fR+SnYIPi/SlYBeylYP\n iF8A==","X-Gm-Message-State":"AOJu0Yz9SzR4toZ4pMUjhGyS5PBNzAEdd68SWtXpiRay/tTToikU79cm\n WOZLhcXpCbnPcQkHI0K8tOuIM5dvZocnStmRrrr5TVQp9GU54oYNAuFP2mqF9Mis4FhNpxeFngi\n Qsw1A9HMQHiQG8gSrJwuhuLQwBgqS0TumVJT6at7Rm06LevjdVDgzjNlveZsIG9iDdg+D","X-Gm-Gg":"ATEYQzz+UhoQR8s/urzSWPkAxBb480oQwmA7PQwzqFtOspDpgtVNFml3x+holdub6/7\n sdMFLSmz7SbxTeC0F3J35CZ713P7djdcURHvTmXjk0bRYDnQvY27srQMyAhWJmm4gE1qULrXq5q\n MQQTxexykOwoS7KP90wiSiGWeyESZybk3czcbb6jVmpvPlW7ZNgbVpp/avztE2z90k4uR5ObIT8\n KxOE1wW21CYCnic2jfgHNmcAY7gwygpqw2ssQheCaustNjLeXP7agyKcGAgQ3BRC28FkSvTd4ym\n Oqk59EYCVeX2hscF2Urvlh/cndkhdLn7FI85m38sgBeKQSi2G9TtEoHqHC8Wig+1h7MvEqE6BrT\n HfHDc7wvsqlz9EZ2uUEKV+QV5rTCQtF1/8InmL9wio+3GilO0Il7Vkf2qTe0LLlt3MKX6bwxrMy\n DlBNTzpeSZ","X-Received":["by 2002:a05:7300:3708:b0:2c7:ea98:da0 with SMTP id\n 5a478bee46e88-2c9323b72c2mr4144145eec.19.1775126870630;\n Thu, 02 Apr 2026 03:47:50 -0700 (PDT)","by 2002:a05:7300:3708:b0:2c7:ea98:da0 with SMTP id\n 5a478bee46e88-2c9323b72c2mr4144129eec.19.1775126870016;\n Thu, 02 Apr 2026 03:47:50 -0700 (PDT)"],"From":"Matheus Tavares Bernardino ","To":"qemu-devel@nongnu.org","Cc":"richard.henderson@linaro.org, ale@rev.ng, anjo@rev.ng,\n brian.cain@oss.qualcomm.com, ltaylorsimpson@gmail.com,\n marco.liebel@oss.qualcomm.com, philmd@linaro.org,\n quic_mburton@quicinc.com, sid.manning@oss.qualcomm.com","Subject":"[PATCH v2 15/16] tests/hexagon: add tests for v68 HVX IEEE float\n comparisons","Date":"Thu, 2 Apr 2026 03:47:32 -0700","Message-Id":"\n <7058091ab3c247cd7c94c6505dec6fc0bd9be196.1775122853.git.matheus.bernardino@oss.qualcomm.com>","X-Mailer":"git-send-email 2.37.2","In-Reply-To":"","References":"","MIME-Version":"1.0","Content-Transfer-Encoding":"8bit","X-Proofpoint-GUID":"-Y4RDZ_6zPNN9RbzA5jSUKK8IMVD9Se_","X-Proofpoint-ORIG-GUID":"-Y4RDZ_6zPNN9RbzA5jSUKK8IMVD9Se_","X-Authority-Analysis":"v=2.4 cv=JII2csKb c=1 sm=1 tr=0 ts=69ce4957 cx=c_pps\n a=Uww141gWH0fZj/3QKPojxA==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17\n a=A5OVakUREuEA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22\n a=u7WPNUs3qKkmUXheDGA7:22 a=eoimf2acIAo5FJnRuUoq:22 a=EUspDBNiAAAA:8\n a=g6BQdadCeQXt8ut-Y_AA:9 a=PxkB5W3o20Ba91AHUih5:22","X-Proofpoint-Spam-Details-Enc":"AW1haW4tMjYwNDAyMDA5NyBTYWx0ZWRfXxaRQXCJfRsUb\n kSAIjzE2eq8+r1NFwtB+5O3olZyBG2CXa8u1Yg2uTjns1QrwVE2kVSNn+C5U9mMk7ZQ/z5rZmoA\n 22BRhzwMcGJGpQ1P65oIdtaUr2L5wGCNiS5111pj0Cd5ZKRk2Zw9doIT55LjnrzbgwZpwg4UHpu\n WvO0TnmRoE9xi+EIKQe1CkED8JdU+NUq9gJOQhWs9BM6Q6WKNBpchcpCc6vvVSMJHJwcOccJGg8\n A6W/12qmcTiEgpPHJRXN5hZLCuX1txylGJ8QxTU5kzcfbOpvBmcXlZUQjN5Tf9Ry693O/Kg88se\n lGZtBgX7y4VWkSd8M++MyKgYhe15x7nWk+9cfUaX0kFwThmD3DpKKKeR3sDyd1AQRaP2oU6XcuU\n 1m5nsnHx3eU7ynZ7dwlHfrDSiI9geXTTo0H/AGcmyxKrEaRWVzJMPesDCQIqj5vleU/o+mD1lBU\n FIKfdh1janh5Vai401w==","X-Proofpoint-Virus-Version":"vendor=baseguard\n engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49\n definitions=2026-04-02_01,2026-04-02_01,2025-10-01_01","X-Proofpoint-Spam-Details":"rule=outbound_notspam policy=outbound score=0\n adultscore=0 impostorscore=0 phishscore=0 priorityscore=1501\n lowpriorityscore=0 spamscore=0 clxscore=1015 bulkscore=0 suspectscore=0\n malwarescore=0 classifier=typeunknown authscore=0 authtc= authcc=\n route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2603050001\n definitions=main-2604020097","Received-SPF":"pass client-ip=205.220.168.131;\n envelope-from=matheus.bernardino@oss.qualcomm.com;\n helo=mx0a-0031df01.pphosted.com","X-Spam_score_int":"-7","X-Spam_score":"-0.8","X-Spam_bar":"/","X-Spam_report":"(-0.8 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_LOW=-0.7, RCVD_IN_VALIDITY_CERTIFIED_BLOCKED=1,\n RCVD_IN_VALIDITY_RPBL_BLOCKED=1, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=no autolearn_force=no","X-Spam_action":"no action","X-BeenThere":"qemu-devel@nongnu.org","X-Mailman-Version":"2.1.29","Precedence":"list","List-Id":"qemu development ","List-Unsubscribe":",\n ","List-Archive":"","List-Post":"","List-Help":"","List-Subscribe":",\n ","Errors-To":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org"},"content":"Signed-off-by: Matheus Tavares Bernardino \n---\n tests/tcg/hexagon/hex_test.h | 1 +\n tests/tcg/hexagon/fp_hvx_cmp.c | 227 ++++++++++++++++++++++++++++++\n tests/tcg/hexagon/Makefile.target | 3 +\n 3 files changed, 231 insertions(+)\n create mode 100644 tests/tcg/hexagon/fp_hvx_cmp.c","diff":"diff --git a/tests/tcg/hexagon/hex_test.h b/tests/tcg/hexagon/hex_test.h\nindex d5da8ad240..79d30ec61c 100644\n--- a/tests/tcg/hexagon/hex_test.h\n+++ b/tests/tcg/hexagon/hex_test.h\n@@ -115,6 +115,7 @@ const uint16_t HF_INF = 0x7c00;\n const uint16_t HF_INF_neg = 0xfc00;\n const uint16_t HF_QNaN = 0x7e00;\n const uint16_t HF_SNaN = 0x7d00;\n+const uint16_t HF_SNaN_neg = 0xfd00;\n const uint16_t HF_QNaN_neg = 0xfe00;\n const uint16_t HF_zero = 0x0000;\n const uint16_t HF_zero_neg = 0x8000;\ndiff --git a/tests/tcg/hexagon/fp_hvx_cmp.c b/tests/tcg/hexagon/fp_hvx_cmp.c\nnew file mode 100644\nindex 0000000000..c4e1c81ce5\n--- /dev/null\n+++ b/tests/tcg/hexagon/fp_hvx_cmp.c\n@@ -0,0 +1,227 @@\n+/*\n+ * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries.\n+ *\n+ * SPDX-License-Identifier: GPL-2.0-or-later\n+ */\n+\n+#include \n+#include \n+#include \n+#include \n+#include \n+#include \n+#include \n+\n+#if __HEXAGON_ARCH__ > 75\n+#error \"After v75, compiler will replace some FP HVX instructions.\"\n+#endif\n+\n+int err;\n+#include \"hvx_misc.h\"\n+#include \"hex_test.h\"\n+\n+#define MAX_TESTS_hf (MAX_VEC_SIZE_BYTES / 2)\n+#define MAX_TESTS_sf (MAX_VEC_SIZE_BYTES / 4)\n+\n+#define TRUE_MASK_sf 0xffffffff\n+#define TRUE_MASK_hf 0xffff\n+\n+static const char *comparisons[MAX_TESTS_sf][2];\n+static HVX_Vector *hvx_output = (HVX_Vector *)&output[0];\n+static HVX_Vector buffers[2], true_vec, false_vec;\n+static int exp_index;\n+\n+#define ADD_TEST_CMP(TYPE, VAL1, VAL2, EXP) do { \\\n+ ((MMVector *)&buffers[0])->TYPE[exp_index] = VAL1; \\\n+ ((MMVector *)&buffers[1])->TYPE[exp_index] = VAL2; \\\n+ expect[0].TYPE[exp_index] = EXP ? TRUE_MASK_##TYPE : 0; \\\n+ comparisons[exp_index][0] = #VAL1; \\\n+ comparisons[exp_index][1] = #VAL2; \\\n+ assert(exp_index < MAX_TESTS_##TYPE); \\\n+ exp_index++; \\\n+} while (0)\n+\n+#define TEST_CMP_GT(TYPE, VAL1, VAL2) do { \\\n+ ADD_TEST_CMP(TYPE, VAL1, VAL2, true); \\\n+ ADD_TEST_CMP(TYPE, VAL2, VAL1, false); \\\n+} while (0)\n+\n+#define PREP_TEST() do { \\\n+ memset(&buffers, 0, sizeof(buffers)); \\\n+ memset(expect, 0, sizeof(expect)); \\\n+ exp_index = 0; \\\n+} while (0)\n+\n+#define CHECK(TYPE, TYPESZ) do { \\\n+ HVX_VectorPred pred = Q6_Q_vcmp_gt_V##TYPE##V##TYPE(buffers[0], buffers[1]); \\\n+ *hvx_output = Q6_V_vmux_QVV(pred, true_vec, false_vec); \\\n+ for (int j = 0; j < MAX_VEC_SIZE_BYTES / TYPESZ; j++) { \\\n+ if (output[0].TYPE[j] != expect[0].TYPE[j]) { \\\n+ printf(\"ERROR: expected %s %s %s\\n\", comparisons[j][0], \\\n+ (expect[0].TYPE[j] != 0 ? \">\" : \"<=\"), comparisons[j][1]); \\\n+ err++; \\\n+ } \\\n+ } \\\n+} while (0)\n+\n+static void test_cmp_sf(void)\n+{\n+ /*\n+ * General ordering for sf:\n+ * QNaN > SNaN > +Inf > numbers > -Inf > SNaN_neg > QNaN_neg\n+ */\n+\n+ /* Test equality */\n+ PREP_TEST();\n+ ADD_TEST_CMP(sf, raw_sf(2.2), raw_sf(2.2), false);\n+ ADD_TEST_CMP(sf, SF_SNaN, SF_SNaN, false);\n+ CHECK(sf, 4);\n+\n+ /* Common numbers */\n+ PREP_TEST();\n+ TEST_CMP_GT(sf, raw_sf(2.2), raw_sf(2.1));\n+ TEST_CMP_GT(sf, raw_sf(0), raw_sf(-2.2));\n+ CHECK(sf, 4);\n+\n+ /* Infinity vs Infinity/NaN */\n+ PREP_TEST();\n+ TEST_CMP_GT(sf, SF_QNaN, SF_INF);\n+ TEST_CMP_GT(sf, SF_SNaN, SF_INF);\n+ TEST_CMP_GT(sf, SF_INF, SF_INF_neg);\n+ TEST_CMP_GT(sf, SF_INF, SF_SNaN_neg);\n+ TEST_CMP_GT(sf, SF_INF, SF_QNaN_neg);\n+ TEST_CMP_GT(sf, SF_INF_neg, SF_SNaN_neg);\n+ TEST_CMP_GT(sf, SF_INF_neg, SF_QNaN_neg);\n+ TEST_CMP_GT(sf, SF_SNaN, SF_INF_neg);\n+ TEST_CMP_GT(sf, SF_QNaN, SF_INF_neg);\n+ CHECK(sf, 4);\n+\n+ /* NaN vs NaN */\n+ PREP_TEST();\n+ TEST_CMP_GT(sf, SF_QNaN, SF_SNaN);\n+ TEST_CMP_GT(sf, SF_SNaN, SF_SNaN_neg);\n+ TEST_CMP_GT(sf, SF_SNaN_neg, SF_QNaN_neg);\n+ CHECK(sf, 4);\n+\n+ /* NaN vs non-NaN */\n+ PREP_TEST();\n+ TEST_CMP_GT(sf, SF_QNaN, SF_one);\n+ TEST_CMP_GT(sf, SF_SNaN, SF_one);\n+ TEST_CMP_GT(sf, SF_one, SF_QNaN_neg);\n+ TEST_CMP_GT(sf, SF_one, SF_SNaN_neg);\n+ CHECK(sf, 4);\n+}\n+\n+static void test_cmp_hf(void)\n+{\n+ /*\n+ * General ordering for hf:\n+ * QNaN > SNaN > +Inf > numbers > -Inf > QSNaN_neg > QNaN_neg\n+ */\n+\n+ /* Test equality */\n+ PREP_TEST();\n+ ADD_TEST_CMP(hf, raw_hf((_Float16)2.2), raw_hf((_Float16)2.2), false);\n+ ADD_TEST_CMP(hf, HF_SNaN, HF_SNaN, false);\n+ CHECK(hf, 2);\n+\n+ /* Common numbers */\n+ PREP_TEST();\n+ TEST_CMP_GT(hf, raw_hf((_Float16)2.2), raw_hf((_Float16)2.1));\n+ TEST_CMP_GT(hf, raw_hf((_Float16)0), raw_hf((_Float16)-2.2));\n+ CHECK(hf, 2);\n+\n+ /* Infinity vs Infinity/NaN */\n+ PREP_TEST();\n+ TEST_CMP_GT(hf, HF_QNaN, HF_INF);\n+ TEST_CMP_GT(hf, HF_SNaN, HF_INF);\n+ TEST_CMP_GT(hf, HF_INF, HF_INF_neg);\n+ TEST_CMP_GT(hf, HF_INF, HF_SNaN_neg);\n+ TEST_CMP_GT(hf, HF_INF, HF_QNaN_neg);\n+ TEST_CMP_GT(hf, HF_INF_neg, HF_SNaN_neg);\n+ TEST_CMP_GT(hf, HF_INF_neg, HF_QNaN_neg);\n+ TEST_CMP_GT(hf, HF_SNaN, HF_INF_neg);\n+ TEST_CMP_GT(hf, HF_QNaN, HF_INF_neg);\n+ CHECK(hf, 2);\n+\n+ /* NaN vs NaN */\n+ PREP_TEST();\n+ TEST_CMP_GT(hf, HF_QNaN, HF_SNaN);\n+ TEST_CMP_GT(hf, HF_SNaN, HF_SNaN_neg);\n+ TEST_CMP_GT(hf, HF_SNaN_neg, HF_QNaN_neg);\n+ CHECK(hf, 2);\n+\n+ /* NaN vs non-NaN */\n+ PREP_TEST();\n+ TEST_CMP_GT(hf, HF_QNaN, HF_one);\n+ TEST_CMP_GT(hf, HF_SNaN, HF_one);\n+ TEST_CMP_GT(hf, HF_one, HF_QNaN_neg);\n+ TEST_CMP_GT(hf, HF_one, HF_SNaN_neg);\n+ CHECK(hf, 2);\n+}\n+\n+static void test_cmp_variants(void)\n+{\n+ HVX_VectorPred true_pred, false_pred, pred;\n+ memset(&true_pred, 0xff, sizeof(true_pred));\n+ memset(&false_pred, 0, sizeof(false_pred));\n+\n+ PREP_TEST();\n+ ADD_TEST_CMP(sf, SF_one, SF_zero, true);\n+ ADD_TEST_CMP(sf, SF_zero, SF_one, false);\n+ ADD_TEST_CMP(sf, SF_one, SF_zero, true);\n+ ADD_TEST_CMP(sf, SF_zero, SF_one, false);\n+\n+ /* greater and */\n+ pred = Q6_Q_vcmp_gtand_QVsfVsf(true_pred, buffers[0], buffers[1]);\n+ *hvx_output = Q6_V_vmux_QVV(pred, true_vec, false_vec);\n+ for (int j = 0; j < 4; j++) {\n+ int exp = j % 2 ? 0 : 0xffffffff;\n+ if (output[0].sf[j] != exp) {\n+ printf(\"ERROR line %d: gtand %d: expected 0x%x got 0x%x\\n\",\n+ __LINE__, j, exp, output[0].sf[j]);\n+ err++;\n+ }\n+ }\n+ pred = Q6_Q_vcmp_gtand_QVsfVsf(false_pred, buffers[0], buffers[1]);\n+ *hvx_output = Q6_V_vmux_QVV(pred, true_vec, false_vec);\n+ for (int j = 0; j < 4; j++) {\n+ if (output[0].sf[j]) {\n+ printf(\"ERROR line %d: gtand %d: expected false\\n\", __LINE__, j);\n+ err++;\n+ }\n+ }\n+\n+ /* greater or */\n+ pred = Q6_Q_vcmp_gtor_QVsfVsf(false_pred, buffers[0], buffers[1]);\n+ *hvx_output = Q6_V_vmux_QVV(pred, true_vec, false_vec);\n+ for (int j = 0; j < 4; j++) {\n+ int exp = j % 2 ? 0 : 0xffffffff;\n+ if (output[0].sf[j] != exp) {\n+ printf(\"ERROR line %d: gtor %d: expected 0x%x got 0x%x\\n\",\n+ __LINE__, j, exp, output[0].sf[j]);\n+ err++;\n+ }\n+ }\n+ pred = Q6_Q_vcmp_gtor_QVsfVsf(true_pred, buffers[0], buffers[1]);\n+ *hvx_output = Q6_V_vmux_QVV(pred, true_vec, false_vec);\n+ for (int j = 0; j < 4; j++) {\n+ if (!output[0].sf[j]) {\n+ printf(\"ERROR line %d: gtor %d: expected true\\n\", __LINE__, j);\n+ err++;\n+ }\n+ }\n+}\n+\n+int main(void)\n+{\n+ memset(&true_vec, 0xff, sizeof(true_vec));\n+ memset(&false_vec, 0, sizeof(false_vec));\n+\n+ test_cmp_sf();\n+ test_cmp_hf();\n+ test_cmp_variants();\n+\n+ puts(err ? \"FAIL\" : \"PASS\");\n+ return err ? 1 : 0;\n+}\ndiff --git a/tests/tcg/hexagon/Makefile.target b/tests/tcg/hexagon/Makefile.target\nindex 83969e0e73..76ba245add 100644\n--- a/tests/tcg/hexagon/Makefile.target\n+++ b/tests/tcg/hexagon/Makefile.target\n@@ -52,6 +52,7 @@ HEX_TESTS += hvx_misc\n HEX_TESTS += hvx_histogram\n HEX_TESTS += fp_hvx\n HEX_TESTS += fp_hvx_cvt\n+HEX_TESTS += fp_hvx_cmp\n HEX_TESTS += fp_hvx_disabled\n HEX_TESTS += invalid-slots\n HEX_TESTS += invalid-encoding\n@@ -135,6 +136,8 @@ fp_hvx_disabled: fp_hvx_disabled.c hvx_misc.h\n fp_hvx_disabled: CFLAGS += -mhvx -mhvx-ieee-fp\n fp_hvx_cvt: fp_hvx_cvt.c hvx_misc.h\n fp_hvx_cvt: CFLAGS += -mhvx -mhvx-ieee-fp\n+fp_hvx_cmp: fp_hvx_cmp.c hvx_misc.h\n+fp_hvx_cmp: CFLAGS += -mhvx -mhvx-ieee-fp\n \n run-fp_hvx_disabled: QEMU_OPTS += -cpu v73,ieee-fp=false\n \n","prefixes":["v2","15/16"]}