{"id":2215971,"url":"http://patchwork.ozlabs.org/api/patches/2215971/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-pci/patch/20260325143555.451852-21-herve.codina@bootlin.com/","project":{"id":28,"url":"http://patchwork.ozlabs.org/api/projects/28/?format=json","name":"Linux PCI development","link_name":"linux-pci","list_id":"linux-pci.vger.kernel.org","list_email":"linux-pci@vger.kernel.org","web_url":null,"scm_url":null,"webscm_url":null,"list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"msgid":"<20260325143555.451852-21-herve.codina@bootlin.com>","list_archive_url":null,"date":"2026-03-25T14:35:47","name":"[v6,20/27] misc: lan966x_pci: Fix dtso nodes ordering","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"55882a282154c40392ee8d2516df045292bd5563","submitter":{"id":81983,"url":"http://patchwork.ozlabs.org/api/people/81983/?format=json","name":"Herve Codina","email":"herve.codina@bootlin.com"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/linux-pci/patch/20260325143555.451852-21-herve.codina@bootlin.com/mbox/","series":[{"id":497453,"url":"http://patchwork.ozlabs.org/api/series/497453/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-pci/list/?series=497453","date":"2026-03-25T14:35:27","name":"lan966x pci device: Add support for SFPs","version":6,"mbox":"http://patchwork.ozlabs.org/series/497453/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2215971/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2215971/checks/","tags":{},"related":[],"headers":{"Return-Path":"\n ","X-Original-To":["incoming@patchwork.ozlabs.org","linux-pci@vger.kernel.org"],"Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=bootlin.com header.i=@bootlin.com header.a=rsa-sha256\n header.s=dkim header.b=f2bP3aCv;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c0a:e001:db::12fc:5321; helo=sea.lore.kernel.org;\n envelope-from=linux-pci+bounces-51091-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)","smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=bootlin.com header.i=@bootlin.com\n header.b=\"f2bP3aCv\"","smtp.subspace.kernel.org;\n arc=none smtp.client-ip=185.246.84.56","smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=bootlin.com","smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=bootlin.com"],"Received":["from sea.lore.kernel.org (sea.lore.kernel.org\n [IPv6:2600:3c0a:e001:db::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fgrNW5LFTz1y1K\n\tfor ; Thu, 26 Mar 2026 02:26:35 +1100 (AEDT)","from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sea.lore.kernel.org (Postfix) with ESMTP id F1B7B3088730\n\tfor ; Wed, 25 Mar 2026 14:47:18 +0000 (UTC)","from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 9B3553E5563;\n\tWed, 25 Mar 2026 14:42:14 +0000 (UTC)","from smtpout-02.galae.net (smtpout-02.galae.net [185.246.84.56])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id EC1363E4C68;\n\tWed, 25 Mar 2026 14:42:12 +0000 (UTC)","from smtpout-01.galae.net (smtpout-01.galae.net [212.83.139.233])\n\tby smtpout-02.galae.net (Postfix) with ESMTPS id C40CA1A2EFA;\n\tWed, 25 Mar 2026 14:42:11 +0000 (UTC)","from mail.galae.net (mail.galae.net [212.83.136.155])\n\tby smtpout-01.galae.net (Postfix) with ESMTPS id 99A07601E2;\n\tWed, 25 Mar 2026 14:42:11 +0000 (UTC)","from [127.0.0.1] (localhost [127.0.0.1]) by localhost (Mailerdaemon)\n with ESMTPSA id 694AF10451411;\n\tWed, 25 Mar 2026 15:41:50 +0100 (CET)"],"ARC-Seal":"i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1774449734; cv=none;\n b=WRUU0yoVHzm9ZXRHuVNlQ+V90l4r6KVWDRTpRaFGxge7tkf/VzP1jKTHYU8nm1l3O1ngiaBfHMPlYunwHFaY9E8CTUDRx/VoTGN5AQ9hCEhyUYBdhTc16bOuxdwssvu8dRBGQVh6bpXChWVg+PUa4OD4QJLZ+AWqMOeqV8KBtRw=","ARC-Message-Signature":"i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1774449734; c=relaxed/simple;\n\tbh=DItZty9R5mtd5FXD6pz2hLLOYiHipPPsCn4tibvE0LM=;\n\th=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References:\n\t MIME-Version;\n b=fpJ5YgDTcU0/aN3610MgyGhjMjw8heKZHcfpgNYovFsp/c30+OJPyUxGTdnUIkfW5QGVUON+aj8SZCQPJLCG0FoJGnVvNJXu/INzN3BHaf3bFe9U58QPjAlQlfnjynEg1Ib2hWaRUk6N8rcBmvE/D+KXnEt5jD9Sbq+9dzofwqk=","ARC-Authentication-Results":"i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=bootlin.com;\n spf=pass smtp.mailfrom=bootlin.com;\n dkim=pass (2048-bit key) header.d=bootlin.com header.i=@bootlin.com\n header.b=f2bP3aCv; arc=none smtp.client-ip=185.246.84.56","DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed; d=bootlin.com; s=dkim;\n\tt=1774449728; h=from:subject:date:message-id:to:cc:mime-version:\n\t content-transfer-encoding:in-reply-to:references;\n\tbh=MeQEnVXAUpOp9CamCeIUdO4wkcnSXPVtha4nwOJPHlU=;\n\tb=f2bP3aCvXHmgS1c6pTep+UCKyaiwv5Eo3qm1FhHLFHRTvUu2DUyPtmYlAOeOTp4nfzPomf\n\twTlMpceqAeWXM16l7wDUR+XaqOPGTN3IlvgEUxfHzjqZj6eU/sqW0M31XuxVgRTEKq+7qC\n\tkAaDYS5Kd7HUTHDGtsWTIFBD9hi9KDmpaz44hrYkfxyVJK47JCqDC2jri7Ba0xu5I4596v\n\tpSoxPg6i48ZGXOU67fINFjGGI/wOw6VTFJOVNwWH8tgCoZ7ZcAqzIcvT39zMV4Pz6J77hA\n\thOZ2A6xCOu94/L4zARyl7jtZPSMkS383GHEpQuBYhNk4xBgGO7OsWEPemcPlxw==","From":"Herve Codina ","To":"Andrew Lunn ,\n\tRob Herring ,\n\tKrzysztof Kozlowski ,\n\tConor Dooley ,\n\tGeert Uytterhoeven ,\n\tKalle Niemi ,\n\tMatti Vaittinen ,\n\tGreg Kroah-Hartman ,\n\t\"Rafael J. Wysocki\" ,\n\tDanilo Krummrich ,\n\tFrank Li ,\n\tSascha Hauer ,\n\tPengutronix Kernel Team ,\n\tFabio Estevam ,\n\tMichael Turquette ,\n\tStephen Boyd ,\n\tAndi Shyti ,\n\tWolfram Sang ,\n\tPeter Rosin ,\n\tArnd Bergmann ,\n\tHerve Codina ,\n\tSaravana Kannan ,\n\tBjorn Helgaas ,\n\tCharles Keepax ,\n\tRichard Fitzgerald ,\n\tDavid Rhodes ,\n\tLinus Walleij ,\n\tUlf Hansson ,\n\tMark Brown ,\n\tLen Brown ,\n\tAndy Shevchenko ,\n\tDaniel Scally ,\n\tHeikki Krogerus ,\n\tSakari Ailus ,\n\tDavidlohr Bueso ,\n\tJonathan Cameron ,\n\tDave Jiang ,\n\tAlison Schofield ,\n\tVishal Verma ,\n\tIra Weiny ,\n\tDan Williams ,\n\tShawn Guo ","Cc":"Wolfram Sang ,\n\tlinux-kernel@vger.kernel.org,\n\tdriver-core@lists.linux.dev,\n\timx@lists.linux.dev,\n\tlinux-arm-kernel@lists.infradead.org,\n\tlinux-clk@vger.kernel.org,\n\tlinux-i2c@vger.kernel.org,\n\tdevicetree@vger.kernel.org,\n\tlinux-pci@vger.kernel.org,\n\tlinux-sound@vger.kernel.org,\n\tpatches@opensource.cirrus.com,\n\tlinux-gpio@vger.kernel.org,\n\tlinux-pm@vger.kernel.org,\n\tlinux-spi@vger.kernel.org,\n\tlinux-acpi@vger.kernel.org,\n\tlinux-cxl@vger.kernel.org,\n\tAllan Nielsen ,\n\tHoratiu Vultur ,\n\tSteen Hegelund ,\n\tLuca Ceresoli ,\n\tThomas Petazzoni ","Subject":"[PATCH v6 20/27] misc: lan966x_pci: Fix dtso nodes ordering","Date":"Wed, 25 Mar 2026 15:35:47 +0100","Message-ID":"<20260325143555.451852-21-herve.codina@bootlin.com>","X-Mailer":"git-send-email 2.53.0","In-Reply-To":"<20260325143555.451852-1-herve.codina@bootlin.com>","References":"<20260325143555.451852-1-herve.codina@bootlin.com>","Precedence":"bulk","X-Mailing-List":"linux-pci@vger.kernel.org","List-Id":"","List-Subscribe":"","List-Unsubscribe":"","MIME-Version":"1.0","Content-Transfer-Encoding":"8bit","X-Last-TLS-Session-Version":"TLSv1.3"},"content":"Nodes available in the dtso are not ordered by their unit address.\n\nFix that re-ordering them according to their unit address.\n\nSigned-off-by: Herve Codina \n---\n drivers/misc/lan966x_pci.dtso | 99 +++++++++++++++++------------------\n 1 file changed, 49 insertions(+), 50 deletions(-)","diff":"diff --git a/drivers/misc/lan966x_pci.dtso b/drivers/misc/lan966x_pci.dtso\nindex 7b196b0a0eb6..94a967b384f3 100644\n--- a/drivers/misc/lan966x_pci.dtso\n+++ b/drivers/misc/lan966x_pci.dtso\n@@ -59,6 +59,50 @@ pci-ep-bus@0 {\n \t\t\t\tranges = <0xe2000000 0x00 0x00 0x00 0x2000000\n \t\t\t\t 0xe0000000 0x01 0x00 0x00 0x1000000>;\n \n+\t\t\t\tswitch: switch@e0000000 {\n+\t\t\t\t\tcompatible = \"microchip,lan966x-switch\";\n+\t\t\t\t\treg = <0xe0000000 0x0100000>,\n+\t\t\t\t\t <0xe2000000 0x0800000>;\n+\t\t\t\t\treg-names = \"cpu\", \"gcb\";\n+\n+\t\t\t\t\tinterrupt-parent = <&oic>;\n+\t\t\t\t\tinterrupts = <12 IRQ_TYPE_LEVEL_HIGH>,\n+\t\t\t\t\t\t <9 IRQ_TYPE_LEVEL_HIGH>;\n+\t\t\t\t\tinterrupt-names = \"xtr\", \"ana\";\n+\n+\t\t\t\t\tresets = <&reset 0>;\n+\t\t\t\t\treset-names = \"switch\";\n+\n+\t\t\t\t\tpinctrl-names = \"default\";\n+\t\t\t\t\tpinctrl-0 = <&tod_pins>;\n+\n+\t\t\t\t\tethernet-ports {\n+\t\t\t\t\t\t#address-cells = <1>;\n+\t\t\t\t\t\t#size-cells = <0>;\n+\n+\t\t\t\t\t\tport0: port@0 {\n+\t\t\t\t\t\t\tphy-handle = <&lan966x_phy0>;\n+\n+\t\t\t\t\t\t\treg = <0>;\n+\t\t\t\t\t\t\tphy-mode = \"gmii\";\n+\t\t\t\t\t\t\tphys = <&serdes 0 CU(0)>;\n+\t\t\t\t\t\t};\n+\n+\t\t\t\t\t\tport1: port@1 {\n+\t\t\t\t\t\t\tphy-handle = <&lan966x_phy1>;\n+\n+\t\t\t\t\t\t\treg = <1>;\n+\t\t\t\t\t\t\tphy-mode = \"gmii\";\n+\t\t\t\t\t\t\tphys = <&serdes 1 CU(1)>;\n+\t\t\t\t\t\t};\n+\t\t\t\t\t};\n+\t\t\t\t};\n+\n+\t\t\t\tcpu_ctrl: syscon@e00c0000 {\n+\t\t\t\t\tcompatible = \"microchip,lan966x-cpu-syscon\", \"syscon\";\n+\t\t\t\t\treg = <0xe00c0000 0xa8>;\n+\t\t\t\t};\n+\n \t\t\t\toic: oic@e00c0120 {\n \t\t\t\t\tcompatible = \"microchip,lan966x-oic\";\n \t\t\t\t\t#interrupt-cells = <2>;\n@@ -67,11 +111,6 @@ oic: oic@e00c0120 {\n \t\t\t\t\treg = <0xe00c0120 0x190>;\n \t\t\t\t};\n \n-\t\t\t\tcpu_ctrl: syscon@e00c0000 {\n-\t\t\t\t\tcompatible = \"microchip,lan966x-cpu-syscon\", \"syscon\";\n-\t\t\t\t\treg = <0xe00c0000 0xa8>;\n-\t\t\t\t};\n-\n \t\t\t\treset: reset@e200400c {\n \t\t\t\t\tcompatible = \"microchip,lan966x-switch-reset\";\n \t\t\t\t\treg = <0xe200400c 0x4>, <0xe00c0000 0xa8>;\n@@ -104,14 +143,6 @@ fc0_a_pins: fcb4-i2c-pins {\n \t\t\t\t\t\tpins = \"GPIO_9\", \"GPIO_10\";\n \t\t\t\t\t\tfunction = \"fc0_a\";\n \t\t\t\t\t};\n-\n-\t\t\t\t};\n-\n-\t\t\t\tserdes: serdes@e202c000 {\n-\t\t\t\t\tcompatible = \"microchip,lan966x-serdes\";\n-\t\t\t\t\treg = <0xe202c000 0x9c>,\n-\t\t\t\t\t <0xe2004010 0x4>;\n-\t\t\t\t\t#phy-cells = <2>;\n \t\t\t\t};\n \n \t\t\t\tmdio1: mdio@e200413c {\n@@ -133,43 +164,11 @@ lan966x_phy1: ethernet-lan966x_phy@2 {\n \t\t\t\t\t};\n \t\t\t\t};\n \n-\t\t\t\tswitch: switch@e0000000 {\n-\t\t\t\t\tcompatible = \"microchip,lan966x-switch\";\n-\t\t\t\t\treg = <0xe0000000 0x0100000>,\n-\t\t\t\t\t <0xe2000000 0x0800000>;\n-\t\t\t\t\treg-names = \"cpu\", \"gcb\";\n-\n-\t\t\t\t\tinterrupt-parent = <&oic>;\n-\t\t\t\t\tinterrupts = <12 IRQ_TYPE_LEVEL_HIGH>,\n-\t\t\t\t\t\t <9 IRQ_TYPE_LEVEL_HIGH>;\n-\t\t\t\t\tinterrupt-names = \"xtr\", \"ana\";\n-\n-\t\t\t\t\tresets = <&reset 0>;\n-\t\t\t\t\treset-names = \"switch\";\n-\n-\t\t\t\t\tpinctrl-names = \"default\";\n-\t\t\t\t\tpinctrl-0 = <&tod_pins>;\n-\n-\t\t\t\t\tethernet-ports {\n-\t\t\t\t\t\t#address-cells = <1>;\n-\t\t\t\t\t\t#size-cells = <0>;\n-\n-\t\t\t\t\t\tport0: port@0 {\n-\t\t\t\t\t\t\tphy-handle = <&lan966x_phy0>;\n-\n-\t\t\t\t\t\t\treg = <0>;\n-\t\t\t\t\t\t\tphy-mode = \"gmii\";\n-\t\t\t\t\t\t\tphys = <&serdes 0 CU(0)>;\n-\t\t\t\t\t\t};\n-\n-\t\t\t\t\t\tport1: port@1 {\n-\t\t\t\t\t\t\tphy-handle = <&lan966x_phy1>;\n-\n-\t\t\t\t\t\t\treg = <1>;\n-\t\t\t\t\t\t\tphy-mode = \"gmii\";\n-\t\t\t\t\t\t\tphys = <&serdes 1 CU(1)>;\n-\t\t\t\t\t\t};\n-\t\t\t\t\t};\n+\t\t\t\tserdes: serdes@e202c000 {\n+\t\t\t\t\tcompatible = \"microchip,lan966x-serdes\";\n+\t\t\t\t\treg = <0xe202c000 0x9c>,\n+\t\t\t\t\t <0xe2004010 0x4>;\n+\t\t\t\t\t#phy-cells = <2>;\n \t\t\t\t};\n \t\t\t};\n \t\t};\n","prefixes":["v6","20/27"]}