{"id":2215769,"url":"http://patchwork.ozlabs.org/api/patches/2215769/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-tegra/patch/20260325101437.3059693-8-sheetal@nvidia.com/","project":{"id":21,"url":"http://patchwork.ozlabs.org/api/projects/21/?format=json","name":"Linux Tegra Development","link_name":"linux-tegra","list_id":"linux-tegra.vger.kernel.org","list_email":"linux-tegra@vger.kernel.org","web_url":null,"scm_url":null,"webscm_url":null,"list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"msgid":"<20260325101437.3059693-8-sheetal@nvidia.com>","list_archive_url":null,"date":"2026-03-25T10:14:30","name":"[v3,07/14] ASoC: tegra: Use dev_err_probe() in tegra210_dmic probe","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"256b66263cf77d7b95b34b36ad989076dda62e05","submitter":{"id":87986,"url":"http://patchwork.ozlabs.org/api/people/87986/?format=json","name":"Sheetal","email":"sheetal@nvidia.com"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/linux-tegra/patch/20260325101437.3059693-8-sheetal@nvidia.com/mbox/","series":[{"id":497410,"url":"http://patchwork.ozlabs.org/api/series/497410/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-tegra/list/?series=497410","date":"2026-03-25T10:14:23","name":"ASoC: tegra: Add error logging for probe and callback failures","version":3,"mbox":"http://patchwork.ozlabs.org/series/497410/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2215769/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2215769/checks/","tags":{},"related":[],"headers":{"Return-Path":"\n ","X-Original-To":["incoming@patchwork.ozlabs.org","linux-tegra@vger.kernel.org"],"Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=Nvidia.com header.i=@Nvidia.com header.a=rsa-sha256\n header.s=selector2 header.b=LpNHNVLW;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c04:e001:36c::12fc:5321; helo=tor.lore.kernel.org;\n envelope-from=linux-tegra+bounces-13191-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)","smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com\n header.b=\"LpNHNVLW\"","smtp.subspace.kernel.org;\n arc=fail smtp.client-ip=40.93.194.67","smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com","smtp.subspace.kernel.org;\n spf=fail smtp.mailfrom=nvidia.com"],"Received":["from tor.lore.kernel.org (tor.lore.kernel.org\n [IPv6:2600:3c04:e001:36c::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fgjXW1KMTz1y1K\n\tfor ; Wed, 25 Mar 2026 21:18:03 +1100 (AEDT)","from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby tor.lore.kernel.org (Postfix) with ESMTP id 4410C30E82A3\n\tfor ; Wed, 25 Mar 2026 10:15:48 +0000 (UTC)","from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 07CE33AD534;\n\tWed, 25 Mar 2026 10:15:48 +0000 (UTC)","from SN4PR0501CU005.outbound.protection.outlook.com\n (mail-southcentralusazon11011067.outbound.protection.outlook.com\n [40.93.194.67])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 57BC33A758F;\n\tWed, 25 Mar 2026 10:15:45 +0000 (UTC)","from CH2PR19CA0007.namprd19.prod.outlook.com (2603:10b6:610:4d::17)\n by IA1PR12MB8496.namprd12.prod.outlook.com (2603:10b6:208:446::10) with\n Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9745.20; Wed, 25 Mar\n 2026 10:15:36 +0000","from CH1PEPF0000AD7E.namprd04.prod.outlook.com\n (2603:10b6:610:4d:cafe::b7) by CH2PR19CA0007.outlook.office365.com\n (2603:10b6:610:4d::17) with Microsoft SMTP Server (version=TLS1_3,\n cipher=TLS_AES_256_GCM_SHA384) id 15.20.9723.31 via Frontend Transport; Wed,\n 25 Mar 2026 10:14:55 +0000","from mail.nvidia.com (216.228.118.232) by\n CH1PEPF0000AD7E.mail.protection.outlook.com (10.167.244.87) with Microsoft\n SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.20.9745.21 via Frontend Transport; Wed, 25 Mar 2026 10:15:36 +0000","from drhqmail202.nvidia.com (10.126.190.181) by mail.nvidia.com\n (10.127.129.5) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Wed, 25 Mar\n 2026 03:15:23 -0700","from drhqmail202.nvidia.com (10.126.190.181) by\n drhqmail202.nvidia.com (10.126.190.181) with Microsoft SMTP Server\n (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.2.2562.20; Wed, 25 Mar 2026 03:15:22 -0700","from build-sheetal-bionic-20251202.nvidia.com (10.127.8.14) by\n mail.nvidia.com (10.126.190.181) with Microsoft SMTP Server id 15.2.2562.20\n via Frontend Transport; Wed, 25 Mar 2026 03:15:22 -0700"],"ARC-Seal":["i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1774433747; cv=fail;\n b=Mh+Z7ZBNemjDUnf6Zft5T0oKy1pX+UVEys+RK4JO80fgEHSfV1whOEfmCEnAEn7oHvpr/i3dhNt6O5smPp1Lc6112ohjMM/e+0p9+6JEIZgdKWvFx0t9XXf6Fc3GLtpyCyJz/vG/qIkpcih8PRdUXqMYBh9BgBjC7UjHjtZWEAs=","i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;\n b=D88pT2J/dgMlssedeXLoQO/Nd/iMVpreMYncheehzTuxIAa0fnvan9SLCtiGh8J3FnsPSC3zSHLlA6fb7GQO68dtDXYBeJdPOxr385BNuURdPQpVE0y1+ENFP47QPlXuACbcUzB37VkqIy8cNDHVEczVh7AEUA8qfnTsaiornORs7IUAdh3nkkR0mhVpWX8Vv1199xXN3zETe9Hq9XkuAntYwj4wPpKsT3LJyE/V4A0N7ujv1sG2VWP9SZINNjMZTV3e1L1VeA4WDV/K3+OL4kDYn+LIK1IUMGXwQ/QCLY2N3mRzovpoNZ+PeGpg5ulg6KWwbWZjJWC0cTeJS8Rs2w=="],"ARC-Message-Signature":["i=2; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1774433747; c=relaxed/simple;\n\tbh=Pg79b5ZzexRxS82c0UX3efEOFUoU0mBxvJ1OPvNdz4E=;\n\th=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References:\n\t MIME-Version:Content-Type;\n b=EXE++rNYo0Rg9UoE+NOmaH1+L0A86N5wtsdnQj8COVR/AwEhkg30LmXH6Qjdy5dRol69t0QXlGSigqbcqrvuLr4qkzPmRxsXjGibjE6ZAdCtD2pDhsrXWiG8+i1zy/n7FGW5lqzD5RUFRFNO1lO/PO0f6WG7qQGRekPmj831UOs=","i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector10001;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=CyGOlY2aQ/kiLG5zNmMtZQCXpAwC9tvVKK4tKa53nAI=;\n b=as3FD+JRibPttFrVOHgCkftcJgPyyKCZKvD8O5yp6sZ3OEuTJuf8LAKIT7Cxv2M2xWZz0SOXOoayMqscaV1yTEB85qiNMUYPAO2tS3yEfizvSEzvz/U9GqShWhAkwchebkhb9Bht7ye8ppUzwdqL62aMpCwYDNZqjFgARthyir8ZC+kCIWZPxOdBpAaTUGfkgT7pjkP0261pod7q6y3L8bOtFuvKsj89gU5EAMfVkPf7qzuHu7xHMSOQ+2v4kPJd4HSy4fPPPACs8KeDutau7MFkJVws3wQoE2vAzue3AIPuyA9i3ITnSVynSJ4S+zVAUaRaDUpUu8pZGzGPsBb9Wg=="],"ARC-Authentication-Results":["i=2; smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com;\n spf=fail smtp.mailfrom=nvidia.com;\n dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com\n header.b=LpNHNVLW; arc=fail smtp.client-ip=40.93.194.67","i=1; mx.microsoft.com 1; spf=pass (sender ip is\n 216.228.118.232) smtp.rcpttodomain=gmail.com smtp.mailfrom=nvidia.com;\n dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com;\n dkim=none (message not signed); arc=none (0)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;\n s=selector2;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=CyGOlY2aQ/kiLG5zNmMtZQCXpAwC9tvVKK4tKa53nAI=;\n b=LpNHNVLW2BzT+mXG5bZ4CaWbDCjHhApFvb4r4CLM4uQ1YrqvEVP0rtafx4QroLFJOKKXhdDw9s7rzY7RSj8rv5Vq34KO1BccTxvNI/CUR8o6YLgXhIzMIBr8gVTCSzz17I1TORYt6pipRW2m42HeXK6jJcHXCUwwn63qKTf4e3XiNcdYRderTVhCN3+UpMgf1+xhZDUACVL+nNt53rQtugjeQw4IvKUdFksUxuvESK8EacELGbE+SvY7fb4uYMey+C53Bgl2AXyjBgWGJOKqVGkfQhr4hcB1LiIr+K6RVb1bGzXMAN4NrBZbXEghDKPWp8lNsUaPqItyw0vO3cQ5Uw==","X-MS-Exchange-Authentication-Results":"spf=pass (sender IP is 216.228.118.232)\n smtp.mailfrom=nvidia.com; dkim=none (message not signed)\n header.d=none;dmarc=pass action=none header.from=nvidia.com;","Received-SPF":"Pass (protection.outlook.com: domain of nvidia.com designates\n 216.228.118.232 as permitted sender) receiver=protection.outlook.com;\n client-ip=216.228.118.232; helo=mail.nvidia.com; pr=C","From":"Sheetal ","To":"Liam Girdwood , Mark Brown ,\n\tThierry Reding , Jonathan Hunter\n\t","CC":"Jaroslav Kysela , Takashi Iwai , \"Mohan\n Kumar\" , Kuninori Morimoto\n\t, ,\n\t, , Sheetal\n\t","Subject":"[PATCH v3 07/14] ASoC: tegra: Use dev_err_probe() in tegra210_dmic\n probe","Date":"Wed, 25 Mar 2026 10:14:30 +0000","Message-ID":"<20260325101437.3059693-8-sheetal@nvidia.com>","X-Mailer":"git-send-email 2.17.1","In-Reply-To":"<20260325101437.3059693-1-sheetal@nvidia.com>","References":"<20260325101437.3059693-1-sheetal@nvidia.com>","Precedence":"bulk","X-Mailing-List":"linux-tegra@vger.kernel.org","List-Id":"","List-Subscribe":"","List-Unsubscribe":"","MIME-Version":"1.0","Content-Type":"text/plain","X-NV-OnPremToCloud":"ExternallySecured","X-EOPAttributedMessage":"0","X-MS-PublicTrafficType":"Email","X-MS-TrafficTypeDiagnostic":"CH1PEPF0000AD7E:EE_|IA1PR12MB8496:EE_","X-MS-Office365-Filtering-Correlation-Id":"8260303a-e9e5-418c-8799-08de8a577522","X-MS-Exchange-SenderADCheck":"1","X-MS-Exchange-AntiSpam-Relay":"0","X-Microsoft-Antispam":"\n\tBCL:0;ARA:13230040|82310400026|1800799024|36860700016|376014|22082099003|56012099003|18002099003;","X-Microsoft-Antispam-Message-Info":"\n\tNQPM52vYk9+pksmKaONV+yunwtiQf9V6fEkFTb8+MqxJguuCPmmkg16scksEentl1yLUmnZmgBpA6rKZwvLFO8UpSG4T0Bj3o3ybAUolejhspFirThK0HkRg3voeBA/KKxAucixl3j9vNqQASOw/bI9wQOhZhbNPYIbApVO7NnnbTybfSn2RkmSolzo2h9u5AZkb6BnPyVHntl7R8VV9HxMetNlAczh310LJhSykb/V77vdb+jpGhglGcYP3UNJ5t9fr2oTdmT5I8ML9MAQHyKuoIfG2gNMZjfCp92YUNOF4Fkx7Bq7wqTEoGclm3t9pVbU1AeryG1i5iiSY8lDQB88/gRcivyoDJvIzcd39qIGnAnpt1pKAONOEj5wM7JUdsCGN9aIjcmT0Ws6Ba8dA1Vx8pryqYy5yyi8Jx9Id3PYPsXVBr7I+gnJ9HkBgwB7f6gQZZCzvW/UGl+lUH8XC7qZ6NAX7EJd7F4QWLk+zcNQ14JQJc0vQW7bRodgnFeS7y3l7etJ6O//mZ0tfEQYANC1+QZLGxh4DrDlEjxQyj3ATU8CJ46k07YcfbNZSlbZKIOXmrbtZndMpPUnJIBfarDLKOxeXd+TYjxrbXWD0unRkyD57H/ELeyteKXvJzFiEFPneYPd6ZIYBXH6b1rb8Y25MJaP+q2ILXeB5Fe9MMwzeWeGCWjIw/T+j4eMxcGzqB/kvHH1kxP10q0hKBnAZa8NsPa7x+X82pi4Elk6jUHrhXItmKiDiutOHLK+j7M8O+2RgD+wKW9aL9G50pcFmcw==","X-Forefront-Antispam-Report":"\n\tCIP:216.228.118.232;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc7edge1.nvidia.com;CAT:NONE;SFS:(13230040)(82310400026)(1800799024)(36860700016)(376014)(22082099003)(56012099003)(18002099003);DIR:OUT;SFP:1101;","X-MS-Exchange-AntiSpam-MessageData-ChunkCount":"1","X-MS-Exchange-AntiSpam-MessageData-0":"\n\tZkUyj5vD5146hnL7Qv5DUkrlE1Y/9bUYwD7aSHswsT3bqAZn3RyGPOkwdgdZDsWu0DThzP4nRPbjxN8Yc3wQo8j5+r1apWIDtUOto+jqAcK46yi/uw8ALxIgHQquRXMKa053DeSPZcYys3AU3AfQniHo+FG5qO6moBdXvs/QVKuqrv0AnrpqxwseW94MVRCz9HDPqm3IYZEO9Myh5DiEoeW+tf1NTtIwjDXYTGl0PAlOx9ZxLoUgPEggGfNGo30tsSdEPF0A6gS6p7CT0j3vegpNZsntjLxA7qb9032PdwyLeWmyaEpkCSROvfq3h8WvVrxq7LeYS73DnJNwSHdZJ/S8ziJEuqKaraDgZXcCysRfoxbthkXq7+QW6oldAh92/4/o96/PkQbSCCPZerLEkecqMrPmJ4tLeonwRS/CzZBF8XT+H75LRLXByb9yYjiL","X-OriginatorOrg":"Nvidia.com","X-MS-Exchange-CrossTenant-OriginalArrivalTime":"25 Mar 2026 10:15:36.3787\n (UTC)","X-MS-Exchange-CrossTenant-Network-Message-Id":"\n 8260303a-e9e5-418c-8799-08de8a577522","X-MS-Exchange-CrossTenant-Id":"43083d15-7273-40c1-b7db-39efd9ccc17a","X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp":"\n TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.118.232];Helo=[mail.nvidia.com]","X-MS-Exchange-CrossTenant-AuthSource":"\n\tCH1PEPF0000AD7E.namprd04.prod.outlook.com","X-MS-Exchange-CrossTenant-AuthAs":"Anonymous","X-MS-Exchange-CrossTenant-FromEntityHeader":"HybridOnPrem","X-MS-Exchange-Transport-CrossTenantHeadersStamped":"IA1PR12MB8496"},"content":"Log errors in the Tegra210 DMIC probe path using dev_err_probe().\n\nSigned-off-by: Sheetal \n---\n sound/soc/tegra/tegra210_dmic.c | 14 ++++++--------\n 1 file changed, 6 insertions(+), 8 deletions(-)","diff":"diff --git a/sound/soc/tegra/tegra210_dmic.c b/sound/soc/tegra/tegra210_dmic.c\nindex 93def7ac4fde..5a4bd5cef30a 100644\n--- a/sound/soc/tegra/tegra210_dmic.c\n+++ b/sound/soc/tegra/tegra210_dmic.c\n@@ -507,10 +507,9 @@ static int tegra210_dmic_probe(struct platform_device *pdev)\n \tdev_set_drvdata(dev, dmic);\n \n \tdmic->clk_dmic = devm_clk_get(dev, \"dmic\");\n-\tif (IS_ERR(dmic->clk_dmic)) {\n-\t\tdev_err(dev, \"can't retrieve DMIC clock\\n\");\n-\t\treturn PTR_ERR(dmic->clk_dmic);\n-\t}\n+\tif (IS_ERR(dmic->clk_dmic))\n+\t\treturn dev_err_probe(dev, PTR_ERR(dmic->clk_dmic),\n+\t\t\t\t \"can't retrieve DMIC clock\\n\");\n \n \tregs = devm_platform_ioremap_resource(pdev, 0);\n \tif (IS_ERR(regs))\n@@ -528,10 +527,9 @@ static int tegra210_dmic_probe(struct platform_device *pdev)\n \terr = devm_snd_soc_register_component(dev, &tegra210_dmic_compnt,\n \t\t\t\t\t tegra210_dmic_dais,\n \t\t\t\t\t ARRAY_SIZE(tegra210_dmic_dais));\n-\tif (err) {\n-\t\tdev_err(dev, \"can't register DMIC component, err: %d\\n\", err);\n-\t\treturn err;\n-\t}\n+\tif (err)\n+\t\treturn dev_err_probe(dev, err,\n+\t\t\t\t \"can't register DMIC component\\n\");\n \n \tpm_runtime_enable(dev);\n \n","prefixes":["v3","07/14"]}