{"id":2215564,"url":"http://patchwork.ozlabs.org/api/patches/2215564/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-pci/patch/20260324191000.1095768-7-mmaddireddy@nvidia.com/","project":{"id":28,"url":"http://patchwork.ozlabs.org/api/projects/28/?format=json","name":"Linux PCI development","link_name":"linux-pci","list_id":"linux-pci.vger.kernel.org","list_email":"linux-pci@vger.kernel.org","web_url":null,"scm_url":null,"webscm_url":null,"list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"msgid":"<20260324191000.1095768-7-mmaddireddy@nvidia.com>","list_archive_url":null,"date":"2026-03-24T19:09:57","name":"[v8,6/9] dt-bindings: PCI: tegra194: Add monitor clock support","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"6ca200f5d9009cb2f2f19bcc7b7acab2d69c94cc","submitter":{"id":72399,"url":"http://patchwork.ozlabs.org/api/people/72399/?format=json","name":"Manikanta Maddireddy","email":"mmaddireddy@nvidia.com"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/linux-pci/patch/20260324191000.1095768-7-mmaddireddy@nvidia.com/mbox/","series":[{"id":497333,"url":"http://patchwork.ozlabs.org/api/series/497333/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-pci/list/?series=497333","date":"2026-03-24T19:09:51","name":"Enhancements to pcie-tegra194 driver","version":8,"mbox":"http://patchwork.ozlabs.org/series/497333/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2215564/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2215564/checks/","tags":{},"related":[],"headers":{"Return-Path":"\n ","X-Original-To":["incoming@patchwork.ozlabs.org","linux-pci@vger.kernel.org"],"Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=Nvidia.com header.i=@Nvidia.com header.a=rsa-sha256\n header.s=selector2 header.b=DB0hCJ3o;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c0a:e001:db::12fc:5321; helo=sea.lore.kernel.org;\n envelope-from=linux-pci+bounces-50970-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)","smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com\n header.b=\"DB0hCJ3o\"","smtp.subspace.kernel.org;\n arc=fail smtp.client-ip=40.107.208.25","smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com","smtp.subspace.kernel.org;\n spf=fail smtp.mailfrom=nvidia.com"],"Received":["from sea.lore.kernel.org (sea.lore.kernel.org\n [IPv6:2600:3c0a:e001:db::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fgKdV4Vq9z1y1G\n\tfor ; Wed, 25 Mar 2026 06:21:02 +1100 (AEDT)","from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sea.lore.kernel.org (Postfix) with ESMTP id BE27331C6936\n\tfor ; Tue, 24 Mar 2026 19:13:55 +0000 (UTC)","from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 6D1F93CFF6B;\n\tTue, 24 Mar 2026 19:11:34 +0000 (UTC)","from PH0PR06CU001.outbound.protection.outlook.com\n (mail-westus3azon11011025.outbound.protection.outlook.com [40.107.208.25])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 357D13CEBB5;\n\tTue, 24 Mar 2026 19:11:30 +0000 (UTC)","from DS7PR03CA0336.namprd03.prod.outlook.com (2603:10b6:8:55::20) by\n LV3PR12MB9143.namprd12.prod.outlook.com (2603:10b6:408:19e::11) with\n Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9745.20; Tue, 24 Mar\n 2026 19:11:24 +0000","from DS2PEPF00003441.namprd04.prod.outlook.com\n (2603:10b6:8:55:cafe::21) by DS7PR03CA0336.outlook.office365.com\n (2603:10b6:8:55::20) with Microsoft SMTP Server (version=TLS1_3,\n cipher=TLS_AES_256_GCM_SHA384) id 15.20.9723.31 via Frontend Transport; Tue,\n 24 Mar 2026 19:11:11 +0000","from mail.nvidia.com (216.228.117.160) by\n DS2PEPF00003441.mail.protection.outlook.com (10.167.17.68) with Microsoft\n SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.20.9723.19 via Frontend Transport; Tue, 24 Mar 2026 19:11:23 +0000","from rnnvmail201.nvidia.com (10.129.68.8) by mail.nvidia.com\n (10.129.200.66) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Tue, 24 Mar\n 2026 12:11:01 -0700","from mmaddireddy-ubuntu.nvidia.com (10.126.230.35) by\n rnnvmail201.nvidia.com (10.129.68.8) with Microsoft SMTP Server\n (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.2.2562.20; Tue, 24 Mar 2026 12:10:55 -0700"],"ARC-Seal":["i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1774379493; cv=fail;\n b=J3joDy0CzoPxM1b9HNC/fCxWkf2vibi4ja05KldOOCwg43P+qrSmLHkjEzLivEi6ZqmPMoCX/BZfVMPoFnkvtMM17YPttYOtG62FG3ef1qUtx/XbMwCU6Hzu59BZn+073X9IlcBhN7RFvCYpkSApJEAl5QzE0ji+3mjm//vcuQI=","i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;\n b=DjDFam0Qme+SQAOiRrRs9hzDk6FRzKJ7hqvQBY+uRCqlyS7XZMSrM7QLGv/Gv8aDv8gqJPVV8PQNSCzhD5F4GNXAow80NmoOJHXy7gjMA3rygu4QRuWVdAifaoc6GHLsx0nIQpVPBvR5kF6gqCR3JPFhBHnXrLkl8fm6ee+B0XOEBOAu6RnzSr7iS1MjzjBln70qzvdNn9M/ooIq2ZDHdGX4TdORZctZ8otUyKQxq1I2GwPOMAqyWmba3o6ZBk7DP+w6aes2B5bjUH1xvFbVlLLLVj67ttjgX/jBpbHLjtAPg+ip1wbPSRnqsyDW9b7KtLuCziuHjqmaMRMVUlAn3Q=="],"ARC-Message-Signature":["i=2; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1774379493; c=relaxed/simple;\n\tbh=qD3WVxJo+a3mz8p2QEtsOw/w+6nwTYUszkr0q+Z+nBw=;\n\th=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References:\n\t MIME-Version:Content-Type;\n b=EohKuYZDI+RBjvjvpjuVnWsomNOFDLPv5s9DZgJPY9IAyABiWnM50uI5BEu5r/ZZWIHpVAeXoS/hvWLM8Bx0zOgdLaEkdSFZj6ddMcqNQ2Y8WKU2WyQQCErLtZc6UMfp+HtSlylfl7ERfCv8fsUkELgWlQz5mzyVLq2/1AepxmI=","i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector10001;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=50F4wZr1D9zOzO1t55hCpjcNfgJYBSlO1QcZxbxVcBE=;\n b=fPpO5CIdlMD1dxrwjXdaW2T5djlbzkERcq/0UnLXXKUCvAXBqzQ34siAeXoZgGSmk1JSirtu0xdt5wwWteoSKK3nV7UWbge9eVbKpC7NiLwqOPQURuG0rq4j3uedi2GTSMWOAByM0MuNKBJDoOmo0kWPHRTjz2vDmbmcbawwhI5xU78yHHdvCSqtgC1M9a4wXkT/z504YbuFVzrK2vo7SHTjMc6rgvza0WRpzoqjRtZxEmnIEsrOAqV3p7XMcOdu7Gyk4CkURKNApp8ovX43NBbpWZhIZH5IjS3626gnZKT0f16xZwETM2wsxCF+ne4RVSIESyacf4PfsfwOZ15i+w=="],"ARC-Authentication-Results":["i=2; smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com;\n spf=fail smtp.mailfrom=nvidia.com;\n dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com\n header.b=DB0hCJ3o; arc=fail smtp.client-ip=40.107.208.25","i=1; mx.microsoft.com 1; spf=pass (sender ip is\n 216.228.117.160) smtp.rcpttodomain=google.com smtp.mailfrom=nvidia.com;\n dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com;\n dkim=none (message not signed); arc=none (0)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;\n s=selector2;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=50F4wZr1D9zOzO1t55hCpjcNfgJYBSlO1QcZxbxVcBE=;\n b=DB0hCJ3ogcy7/vxG0kneABXNPjs1klEXP1kEHXti0NmR6UwzU28D7GC/ggUhXo6F4eQuqnPguZQgUEtMnvXiSGbzTfCozPgE+TyA17ZrDlAsP9ntjmSHPdzVIlVGHkHdJoJt6SYl6Xas6ZEDlUxEIZq+M5Tyau+QwAQczU9QhV8SoO1DG8sK7b3cuXE595I59KSy6s7p37qWgtbI77rCqoeoFhZzc/LzGmgfabUC66atxIguHNNZrH5WsVtvWejl77Evji5sGjqNwC19DwpKhMHeaIya6qnB8H95sHBffUmpmpqLe04eA1mankUKGlB8bjnotW9nlMkSAGSg/zHLOQ==","X-MS-Exchange-Authentication-Results":"spf=pass (sender IP is 216.228.117.160)\n smtp.mailfrom=nvidia.com; dkim=none (message not signed)\n header.d=none;dmarc=pass action=none header.from=nvidia.com;","Received-SPF":"Pass (protection.outlook.com: domain of nvidia.com designates\n 216.228.117.160 as permitted sender) receiver=protection.outlook.com;\n client-ip=216.228.117.160; helo=mail.nvidia.com; pr=C","From":"Manikanta Maddireddy ","To":", , ,\n\t, , ,\n\t, , ,\n\t, , ,\n\t, , ,\n\t, , ,\n\t<18255117159@163.com>","CC":", ,\n\t, Manikanta Maddireddy ","Subject":"[PATCH v8 6/9] dt-bindings: PCI: tegra194: Add monitor clock support","Date":"Wed, 25 Mar 2026 00:39:57 +0530","Message-ID":"<20260324191000.1095768-7-mmaddireddy@nvidia.com>","X-Mailer":"git-send-email 2.34.1","In-Reply-To":"<20260324191000.1095768-1-mmaddireddy@nvidia.com>","References":"<20260324191000.1095768-1-mmaddireddy@nvidia.com>","Precedence":"bulk","X-Mailing-List":"linux-pci@vger.kernel.org","List-Id":"","List-Subscribe":"","List-Unsubscribe":"","MIME-Version":"1.0","X-NVConfidentiality":"public","Content-Transfer-Encoding":"8bit","Content-Type":"text/plain","X-ClientProxiedBy":"rnnvmail201.nvidia.com (10.129.68.8) To\n rnnvmail201.nvidia.com (10.129.68.8)","X-EOPAttributedMessage":"0","X-MS-PublicTrafficType":"Email","X-MS-TrafficTypeDiagnostic":"DS2PEPF00003441:EE_|LV3PR12MB9143:EE_","X-MS-Office365-Filtering-Correlation-Id":"5540692c-4908-4c49-c59d-08de89d923ba","X-MS-Exchange-SenderADCheck":"1","X-MS-Exchange-AntiSpam-Relay":"0","X-Microsoft-Antispam":"\n\tBCL:0;ARA:13230040|7416014|376014|36860700016|82310400026|1800799024|921020|18002099003|56012099003|22082099003;","X-Microsoft-Antispam-Message-Info":"\n\tJhyW+ykcnhy440h0W0PQ78CSRSGKjQjtCNI9GB6EKACYDJiF96N1/h7CQuAtkGhe/7EFy6sHzocPssUkS/TysAlOqx4zPfQvnCj9wLzM+C4VfUqZKylZcw7fQQmq7xhMYJuM/+l1UuVl66v7tdYdBamde0tQSwldR1xSPcHEjcGGyBFiZKSCQRRPLOOtafmp3owAlYv7praEoPWKKAwxt1UFXX+liRO2vNKWRSlMAEzUv0y1OkB9uwIgZRN8VCa/B+MipcPy8HZ3Tx4INnnDJe/cGBZlGu7Qw2Bxd13czLhhKUSgZ/mMhN4x7y/agf+BQfqG5wTqjTxkEuM4PpcRJkfQKAwZ84pb1/Oo9IWxcvTPU1ZjCIg07HeRZL7TJ0eJ5bUq9I7DDg+MBVSaPrPb29lwy/cigzepqTNNaDPddVHVuTv1d+gzqCCTw2H/o2o4oehsoaGLX7hGZbIIogd8wpKhWjBKvduwD6OVHP8I4DcwIpXgYYEfq6Z1sdWOlkXObbI9wBdkcYQTO/71FxWyl274mNHjTM98kgENxNrm9FsV+Dm67maILlQfmXmA5x8uRxl9vqCIWyfcGDNFlA+/j4K5SkoKkzDDxGmwHLGU3ks0Sheo1axsqKS7bv91Ill3C0x9A3muoPLiM6k/mX0rkaM5jImVMf1Se6gSWbh/MwOt/kFJ9sY47RPaOuYM5NKLNgfjCvcJI5JYGY8rJhNJ9Fn2hswtO6P3KccDOjULv+W12wWGhtPOYjgq3aqJ4Y1219NZOQFf9Dh9MHFKs7Va0fZ5VPMIvk2qNU/t7xLOkvGjYdER8fPY0mmKq3ymJocw","X-Forefront-Antispam-Report":"\n\tCIP:216.228.117.160;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc6edge1.nvidia.com;CAT:NONE;SFS:(13230040)(7416014)(376014)(36860700016)(82310400026)(1800799024)(921020)(18002099003)(56012099003)(22082099003);DIR:OUT;SFP:1101;","X-MS-Exchange-AntiSpam-MessageData-ChunkCount":"1","X-MS-Exchange-AntiSpam-MessageData-0":"\n\tkmS3s9YZRRQgf4VJugKQyduiR4YWjtkjpjPl4Gbza+cYXszKzXbTmC7qfaZRrh5F3ouYjZ8/Yvsu7ZvgGk5F+cBkZUkwJqreECsakCMtuWxv+px4G88qAspcAcIizcNTiUehPXMWZJCz7z0e7f6kVmzI70tECeu+YXkUPoK9XE8Wo+xHsNGgricezD73DUEy+bEnRyg2hrGonyA7MZoTh/+MvEGIavZwC0Yo3R5yx3Yc01o0AzEn7yOvuBjD/5nye/VaNFUdMeVMZqMoQdGT/WpMYi5y9c8awYBaAI1hujzz//GvdKnjDLbA4a0VfzkJOJmrMZlsDww9eXM/6zrvNmRSMSsaLGDCqglqLikS167aSvhPJ1FV3q53PLVU01TNUgAxqtOBhxeR3yta69U2D7FsFTcmXODUkjtqoQl8+XT+K80OSWMplmSHhSK8b+bt","X-OriginatorOrg":"Nvidia.com","X-MS-Exchange-CrossTenant-OriginalArrivalTime":"24 Mar 2026 19:11:23.2090\n (UTC)","X-MS-Exchange-CrossTenant-Network-Message-Id":"\n 5540692c-4908-4c49-c59d-08de89d923ba","X-MS-Exchange-CrossTenant-Id":"43083d15-7273-40c1-b7db-39efd9ccc17a","X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp":"\n TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.117.160];Helo=[mail.nvidia.com]","X-MS-Exchange-CrossTenant-AuthSource":"\n\tDS2PEPF00003441.namprd04.prod.outlook.com","X-MS-Exchange-CrossTenant-AuthAs":"Anonymous","X-MS-Exchange-CrossTenant-FromEntityHeader":"HybridOnPrem","X-MS-Exchange-Transport-CrossTenantHeadersStamped":"LV3PR12MB9143"},"content":"From: Vidya Sagar \n\nTegra supports PCIe core clock monitoring for any rate changes that may be\nhappening because of the link speed changes. This is useful in tracking\nany changes in the core clock that are not initiated by the software.\n\nReviewed-by: Rob Herring (Arm) \nReviewed-by: Jon Hunter \nTested-by: Jon Hunter \nSigned-off-by: Vidya Sagar \nSigned-off-by: Manikanta Maddireddy \n---\nChanges V5 -> V8: None\nChanges V4 -> V5: Fixed clock description per review comment\nChanges V1 -> V4: None\n\n .../devicetree/bindings/pci/nvidia,tegra194-pcie-ep.yaml | 6 +++++-\n .../devicetree/bindings/pci/nvidia,tegra194-pcie.yaml | 6 +++++-\n 2 files changed, 10 insertions(+), 2 deletions(-)","diff":"diff --git a/Documentation/devicetree/bindings/pci/nvidia,tegra194-pcie-ep.yaml b/Documentation/devicetree/bindings/pci/nvidia,tegra194-pcie-ep.yaml\nindex 6d6052a2748f..7805757f2e2d 100644\n--- a/Documentation/devicetree/bindings/pci/nvidia,tegra194-pcie-ep.yaml\n+++ b/Documentation/devicetree/bindings/pci/nvidia,tegra194-pcie-ep.yaml\n@@ -55,12 +55,16 @@ properties:\n - const: intr\n \n clocks:\n+ minItems: 1\n items:\n- - description: module clock\n+ - description: core clock\n+ - description: monitor clock\n \n clock-names:\n+ minItems: 1\n items:\n - const: core\n+ - const: core_m\n \n resets:\n items:\ndiff --git a/Documentation/devicetree/bindings/pci/nvidia,tegra194-pcie.yaml b/Documentation/devicetree/bindings/pci/nvidia,tegra194-pcie.yaml\nindex fe81d52c7277..41041ae7e0a4 100644\n--- a/Documentation/devicetree/bindings/pci/nvidia,tegra194-pcie.yaml\n+++ b/Documentation/devicetree/bindings/pci/nvidia,tegra194-pcie.yaml\n@@ -58,12 +58,16 @@ properties:\n - const: msi\n \n clocks:\n+ minItems: 1\n items:\n- - description: module clock\n+ - description: core clock\n+ - description: monitor clock\n \n clock-names:\n+ minItems: 1\n items:\n - const: core\n+ - const: core_m\n \n resets:\n items:\n","prefixes":["v8","6/9"]}