{"id":2215476,"url":"http://patchwork.ozlabs.org/api/patches/2215476/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-pci/patch/20260324165633.4583-8-ilpo.jarvinen@linux.intel.com/","project":{"id":28,"url":"http://patchwork.ozlabs.org/api/projects/28/?format=json","name":"Linux PCI development","link_name":"linux-pci","list_id":"linux-pci.vger.kernel.org","list_email":"linux-pci@vger.kernel.org","web_url":null,"scm_url":null,"webscm_url":null,"list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"msgid":"<20260324165633.4583-8-ilpo.jarvinen@linux.intel.com>","list_archive_url":null,"date":"2026-03-24T16:56:30","name":"[07/10] parisc/PCI: Cleanup align handling","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"34e0d47eda6a4c3cc3f6b0573bd37c6f907e3fe0","submitter":{"id":83553,"url":"http://patchwork.ozlabs.org/api/people/83553/?format=json","name":"Ilpo Järvinen","email":"ilpo.jarvinen@linux.intel.com"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/linux-pci/patch/20260324165633.4583-8-ilpo.jarvinen@linux.intel.com/mbox/","series":[{"id":497318,"url":"http://patchwork.ozlabs.org/api/series/497318/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-pci/list/?series=497318","date":"2026-03-24T16:56:23","name":"PCI: Improve head free space usage","version":1,"mbox":"http://patchwork.ozlabs.org/series/497318/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2215476/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2215476/checks/","tags":{},"related":[],"headers":{"Return-Path":"\n ","X-Original-To":["incoming@patchwork.ozlabs.org","linux-pci@vger.kernel.org"],"Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=intel.com header.i=@intel.com header.a=rsa-sha256\n header.s=Intel header.b=jBzXgPUR;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c0a:e001:db::12fc:5321; helo=sea.lore.kernel.org;\n envelope-from=linux-pci+bounces-50936-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)","smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com\n header.b=\"jBzXgPUR\"","smtp.subspace.kernel.org;\n arc=none smtp.client-ip=198.175.65.19","smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=linux.intel.com","smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=linux.intel.com"],"Received":["from sea.lore.kernel.org (sea.lore.kernel.org\n [IPv6:2600:3c0a:e001:db::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fgGfn0m5sz1y1G\n\tfor ; Wed, 25 Mar 2026 04:06:57 +1100 (AEDT)","from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sea.lore.kernel.org (Postfix) with ESMTP id E693A315F915\n\tfor ; Tue, 24 Mar 2026 17:00:40 +0000 (UTC)","from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 6E2BB40757A;\n\tTue, 24 Mar 2026 17:00:22 +0000 (UTC)","from mgamail.intel.com (mgamail.intel.com [198.175.65.19])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 792F3391E7E;\n\tTue, 24 Mar 2026 17:00:19 +0000 (UTC)","from fmviesa006.fm.intel.com ([10.60.135.146])\n by orvoesa111.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;\n 24 Mar 2026 10:00:18 -0700","from ijarvine-mobl1.ger.corp.intel.com (HELO localhost)\n ([10.245.244.217])\n by fmviesa006-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;\n 24 Mar 2026 10:00:10 -0700"],"ARC-Seal":"i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1774371622; cv=none;\n b=DYzFqj+MiubjNr7ReBhFREq0VWFMcYtxn5FvjFmUeY1SAZvxP0j2J0Wd/TyFDE/vvuFN2d2UAsDeguQ88h6Lk01XKxH/5x5GpYE6cBpKwggLZ6bjG1A/MStuXRT46mgBoqo3lJHTaMJ5HGIIqZlydFfjiYCAY326Wf5jwyHwTdg=","ARC-Message-Signature":"i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1774371622; c=relaxed/simple;\n\tbh=d6KLxSDgRcKiLzDY+NMiMRY2jmIC2rw/9NmZTIuAx/o=;\n\th=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References:\n\t MIME-Version:Content-Type;\n b=n3MSQxt+FutHshNqorQJz00/UHDu/9KJCTeObK3XpLts6o7QrXXERdY+Fy0nEMtPdJpecMDz/sefyzEt1AmZIL9NVOzsfOpea0jAYbzvZMBtQD4RFqQd10ZSoVE9L4E9mo7ceOvp/DG0VcY28y+uSiqjv+QNbd796Z6Zr265lXo=","ARC-Authentication-Results":"i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=linux.intel.com;\n spf=pass smtp.mailfrom=linux.intel.com;\n dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com\n header.b=jBzXgPUR; arc=none smtp.client-ip=198.175.65.19","DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/simple;\n d=intel.com; i=@intel.com; q=dns/txt; s=Intel;\n t=1774371620; x=1805907620;\n h=from:to:cc:subject:date:message-id:in-reply-to:\n references:mime-version:content-transfer-encoding;\n bh=d6KLxSDgRcKiLzDY+NMiMRY2jmIC2rw/9NmZTIuAx/o=;\n b=jBzXgPUR0QtWYycsjVLpDEUrOCItsFVArtlgUN6FA6YG2yoXW0dqxawJ\n jLuXUTLNI9fj21Z7kshsLHqAAmiTCq4GP+q3J5vvh809C4L8hUBa4d+Wc\n 0am6j7Rr8D0i/PgLOPWsnxPiQBJnyWBLBI5TXG25rs85bg6DlTW9iqE/q\n zhd/bHo0ZvpcWDvsFmKP5F67EkJriuJY8P/EcoQo4+7ewTFB1TawVLtNy\n MIlm6robS/dgLFkLWltLQh0+lk7FiXSGjMqv7PykvT4kByKnijsu66CG3\n 6s7KQJTN6X0Lur2H/w4M+OAtoImSHzxnNDbrBzQttbrgoKj+Tpupjz9yl\n Q==;","X-CSE-ConnectionGUID":["F1CyYZZqSC+xZFXs0ca8bg==","ib4xzWKRSNm/cm3wyP1vbg=="],"X-CSE-MsgGUID":["9nh59SSPRESai79d3MTEMA==","WCv5QcPyT7OGGuY23A4d9Q=="],"X-IronPort-AV":["E=McAfee;i=\"6800,10657,11739\"; a=\"75281439\"","E=Sophos;i=\"6.23,138,1770624000\";\n d=\"scan'208\";a=\"75281439\"","E=Sophos;i=\"6.23,138,1770624000\";\n d=\"scan'208\";a=\"219540242\""],"X-ExtLoop1":"1","From":"=?utf-8?q?Ilpo_J=C3=A4rvinen?= ","To":"linux-pci@vger.kernel.org,\n\tBjorn Helgaas ,\n\tGuenter Roeck ,\n\tlinux-alpha@vger.kernel.org,\n\tlinux-arm-kernel@lists.infradead.org,\n\tlinux-m68k@lists.linux-m68k.org,\n\tlinux-mips@vger.kernel.org,\n\tlinux-parisc@vger.kernel.org,\n\tlinuxppc-dev@lists.ozlabs.org,\n\tlinux-s390@vger.kernel.org,\n\tlinux-sh@vger.kernel.org,\n\tRussell King ,\n\tGeert Uytterhoeven ,\n\tThomas Bogendoerfer ,\n\t\"James E.J. Bottomley\" ,\n\tHelge Deller ,\n\tMichael Ellerman ,\n\tThomas Gleixner ,\n\tIngo Molnar ,\n\tBorislav Petkov ,\n\tDave Hansen ,\n\t\"H. Peter Anvin\" ,\n\tChris Zankel ,\n\tMax Filippov ,\n\tMadhavan Srinivasan ,\n\tYoshinori Sato ,\n\tRich Felker ,\n\tJohn Paul Adrian Glaubitz ,\n\tlinux-kernel@vger.kernel.org","Cc":"=?utf-8?q?Ilpo_J=C3=A4rvinen?= ","Subject":"[PATCH 07/10] parisc/PCI: Cleanup align handling","Date":"Tue, 24 Mar 2026 18:56:30 +0200","Message-Id":"<20260324165633.4583-8-ilpo.jarvinen@linux.intel.com>","X-Mailer":"git-send-email 2.39.5","In-Reply-To":"<20260324165633.4583-1-ilpo.jarvinen@linux.intel.com>","References":"<20260324165633.4583-1-ilpo.jarvinen@linux.intel.com>","Precedence":"bulk","X-Mailing-List":"linux-pci@vger.kernel.org","List-Id":"","List-Subscribe":"","List-Unsubscribe":"","MIME-Version":"1.0","Content-Type":"text/plain; charset=UTF-8","Content-Transfer-Encoding":"8bit"},"content":"Caller of pcibios_align_resource() (__find_resource_space()) already\naligns the start address by 'alignment' so aligning is only necessary\nif align > alignment.\n\nChange also to use ALIGN() instead of open-coding.\n\nSigned-off-by: Ilpo Järvinen \n---\n arch/parisc/kernel/pci.c | 10 ++++------\n 1 file changed, 4 insertions(+), 6 deletions(-)","diff":"diff --git a/arch/parisc/kernel/pci.c b/arch/parisc/kernel/pci.c\nindex f99b20795d5a..f50be1a63c4c 100644\n--- a/arch/parisc/kernel/pci.c\n+++ b/arch/parisc/kernel/pci.c\n@@ -8,6 +8,7 @@\n * Copyright (C) 1999-2001 Hewlett-Packard Company\n * Copyright (C) 1999-2001 Grant Grundler\n */\n+#include \n #include \n #include \n #include \n@@ -200,7 +201,7 @@ resource_size_t pcibios_align_resource(void *data, const struct resource *res,\n \t\t\t\t resource_size_t size,\n \t\t\t\t resource_size_t alignment)\n {\n-\tresource_size_t mask, align, start = res->start;\n+\tresource_size_t align, start = res->start;\n \n \tDBG_RES(\"pcibios_align_resource(%s, (%p) [%lx,%lx]/%x, 0x%lx, 0x%lx)\\n\",\n \t\tpci_name(((struct pci_dev *) data)),\n@@ -209,11 +210,8 @@ resource_size_t pcibios_align_resource(void *data, const struct resource *res,\n \n \t/* If it's not IO, then it's gotta be MEM */\n \talign = (res->flags & IORESOURCE_IO) ? PCIBIOS_MIN_IO : PCIBIOS_MIN_MEM;\n-\n-\t/* Align to largest of MIN or input size */\n-\tmask = max(alignment, align) - 1;\n-\tstart += mask;\n-\tstart &= ~mask;\n+\tif (align > alignment)\n+\t\tstart = ALIGN(start, align);\n \n \treturn start;\n }\n","prefixes":["07/10"]}