{"id":2215473,"url":"http://patchwork.ozlabs.org/api/patches/2215473/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-pci/patch/20260324165633.4583-5-ilpo.jarvinen@linux.intel.com/","project":{"id":28,"url":"http://patchwork.ozlabs.org/api/projects/28/?format=json","name":"Linux PCI development","link_name":"linux-pci","list_id":"linux-pci.vger.kernel.org","list_email":"linux-pci@vger.kernel.org","web_url":null,"scm_url":null,"webscm_url":null,"list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"msgid":"<20260324165633.4583-5-ilpo.jarvinen@linux.intel.com>","list_archive_url":null,"date":"2026-03-24T16:56:27","name":"[04/10] ARM/PCI: Remove unnecessary second application of align","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"dfee4ce1913a012cd9197398b7a98331cf70f1d5","submitter":{"id":83553,"url":"http://patchwork.ozlabs.org/api/people/83553/?format=json","name":"Ilpo Järvinen","email":"ilpo.jarvinen@linux.intel.com"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/linux-pci/patch/20260324165633.4583-5-ilpo.jarvinen@linux.intel.com/mbox/","series":[{"id":497318,"url":"http://patchwork.ozlabs.org/api/series/497318/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-pci/list/?series=497318","date":"2026-03-24T16:56:23","name":"PCI: Improve head free space usage","version":1,"mbox":"http://patchwork.ozlabs.org/series/497318/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2215473/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2215473/checks/","tags":{},"related":[],"headers":{"Return-Path":"\n ","X-Original-To":["incoming@patchwork.ozlabs.org","linux-pci@vger.kernel.org"],"Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=intel.com header.i=@intel.com header.a=rsa-sha256\n header.s=Intel header.b=ULyMssny;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c09:e001:a7::12fc:5321; helo=sto.lore.kernel.org;\n envelope-from=linux-pci+bounces-50933-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)","smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com\n header.b=\"ULyMssny\"","smtp.subspace.kernel.org;\n arc=none smtp.client-ip=198.175.65.14","smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=linux.intel.com","smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=linux.intel.com"],"Received":["from sto.lore.kernel.org (sto.lore.kernel.org\n [IPv6:2600:3c09:e001:a7::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fgGZC5FVKz1yFq\n\tfor ; Wed, 25 Mar 2026 04:02:59 +1100 (AEDT)","from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sto.lore.kernel.org (Postfix) with ESMTP id 7845930443DD\n\tfor ; Tue, 24 Mar 2026 16:59:43 +0000 (UTC)","from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id 0C8593909B2;\n\tTue, 24 Mar 2026 16:59:40 +0000 (UTC)","from mgamail.intel.com (mgamail.intel.com [198.175.65.14])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id BCF0736C581;\n\tTue, 24 Mar 2026 16:59:38 +0000 (UTC)","from orviesa003.jf.intel.com ([10.64.159.143])\n by orvoesa106.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;\n 24 Mar 2026 09:59:34 -0700","from ijarvine-mobl1.ger.corp.intel.com (HELO localhost)\n ([10.245.244.217])\n by ORVIESA003-auth.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;\n 24 Mar 2026 09:59:22 -0700"],"ARC-Seal":"i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1774371579; cv=none;\n b=QJd4mjOMz/qe4Eal//vGTNexXX9h808t1Tc3DJ2W2DLxK4Jc9bxFEQbuFaX3wnFCWOPqNuOxkwL6I44O55WmmHaQSHBC2/zmGOi3vzPeYVtVCP+nXKLBs5ggq39zy7dSHkff+ud4CAF4SVcEb/tHMjqWuZyTFB91TsA3qZmZHy4=","ARC-Message-Signature":"i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1774371579; c=relaxed/simple;\n\tbh=cQi+TnP6KS0Xel2L1NUm1zOxuJkTQw+HXZFhNST/QpA=;\n\th=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References:\n\t MIME-Version:Content-Type;\n b=f8lxFMe3jbVREaKgWfxjut9dyQWbdxyS7MseLjPxbhZvlLnck9RAUwqbyIYwk0MsKfxj19/Tq4EINambXiEUtdiXm+1ehBOnxYkjTEmaevsb7Lrw2T54zlqUqFmDx4C9xRG/eeCBTKMOE2ndCx16b92JvvoQqJDsXG4KQb9Uk/U=","ARC-Authentication-Results":"i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=linux.intel.com;\n spf=pass smtp.mailfrom=linux.intel.com;\n dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com\n header.b=ULyMssny; arc=none smtp.client-ip=198.175.65.14","DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/simple;\n d=intel.com; i=@intel.com; q=dns/txt; s=Intel;\n t=1774371579; x=1805907579;\n h=from:to:cc:subject:date:message-id:in-reply-to:\n references:mime-version:content-transfer-encoding;\n bh=cQi+TnP6KS0Xel2L1NUm1zOxuJkTQw+HXZFhNST/QpA=;\n b=ULyMssnyIxA+WgYz4/xyz832bS6VnKyxuvu5Ok0+dNNVjR2RfyGrtrtU\n ed6PE3wEPeca+UVwF7mQuddaHj2rgoKRPOAoiytSqNDW5u/ES+fA4A3fk\n ZQl9hxSFfCmptk0j2A8Emh4mVsfgURFzUBmHxahq4pi5lztUmRUxWddDD\n 6iPhr4XVrpgAF82B7FSgR+0+OktAelLlig+1XpL6sWeZaUNwgUCh/YBME\n FYp4or+BoTRVWJClIjsI0b5mAtZ3S8vbtFkwdgppaVwS3nGAb6Adf8rfN\n yEfICABoO85WKD0JDO88L5dWvF2nESWlSMQlLr5dv3WfJ4jiAKYrOJ5li\n w==;","X-CSE-ConnectionGUID":["SFhs8CXTQguTB5+gxm3jhw==","bklkz5swSMGrpU/gEbGm9Q=="],"X-CSE-MsgGUID":["bx5lfOLMQyKYRmnFnL2VBQ==","DjRzhFV5Q9qVW8oMHuNG1A=="],"X-IronPort-AV":["E=McAfee;i=\"6800,10657,11739\"; a=\"79252739\"","E=Sophos;i=\"6.23,138,1770624000\";\n d=\"scan'208\";a=\"79252739\"","E=Sophos;i=\"6.23,138,1770624000\";\n d=\"scan'208\";a=\"228447839\""],"X-ExtLoop1":"1","From":"=?utf-8?q?Ilpo_J=C3=A4rvinen?= ","To":"linux-pci@vger.kernel.org,\n\tBjorn Helgaas ,\n\tGuenter Roeck ,\n\tlinux-alpha@vger.kernel.org,\n\tlinux-arm-kernel@lists.infradead.org,\n\tlinux-m68k@lists.linux-m68k.org,\n\tlinux-mips@vger.kernel.org,\n\tlinux-parisc@vger.kernel.org,\n\tlinuxppc-dev@lists.ozlabs.org,\n\tlinux-s390@vger.kernel.org,\n\tlinux-sh@vger.kernel.org,\n\tRussell King ,\n\tGeert Uytterhoeven ,\n\tThomas Bogendoerfer ,\n\t\"James E.J. Bottomley\" ,\n\tHelge Deller ,\n\tMichael Ellerman ,\n\tThomas Gleixner ,\n\tIngo Molnar ,\n\tBorislav Petkov ,\n\tDave Hansen ,\n\t\"H. Peter Anvin\" ,\n\tChris Zankel ,\n\tMax Filippov ,\n\tMadhavan Srinivasan ,\n\tYoshinori Sato ,\n\tRich Felker ,\n\tJohn Paul Adrian Glaubitz ,\n\tlinux-kernel@vger.kernel.org","Cc":"=?utf-8?q?Ilpo_J=C3=A4rvinen?= ","Subject":"[PATCH 04/10] ARM/PCI: Remove unnecessary second application of align","Date":"Tue, 24 Mar 2026 18:56:27 +0200","Message-Id":"<20260324165633.4583-5-ilpo.jarvinen@linux.intel.com>","X-Mailer":"git-send-email 2.39.5","In-Reply-To":"<20260324165633.4583-1-ilpo.jarvinen@linux.intel.com>","References":"<20260324165633.4583-1-ilpo.jarvinen@linux.intel.com>","Precedence":"bulk","X-Mailing-List":"linux-pci@vger.kernel.org","List-Id":"","List-Subscribe":"","List-Unsubscribe":"","MIME-Version":"1.0","Content-Type":"text/plain; charset=UTF-8","Content-Transfer-Encoding":"8bit"},"content":"Aligning res->start by align inside pcibios_align_resource() is\nunnecessary because caller of pcibios_align_resource() is\n__find_resource_space() that aligns res->start with align before\ncalling pcibios_align_resource().\n\nAligning by align in case of IORESOURCE_IO && start & 0x300 cannot ever\nresult in changing start either because 0x300 bits would have not\nsurvived the earlier alignment if align was large enough to have an\nimpact.\n\nThus, remove the duplicated aligning from pcibios_align_resource().\n\nSigned-off-by: Ilpo Järvinen \n---\n arch/arm/kernel/bios32.c | 2 --\n 1 file changed, 2 deletions(-)","diff":"diff --git a/arch/arm/kernel/bios32.c b/arch/arm/kernel/bios32.c\nindex 5b9b4fcd0e54..cedb83a85dd9 100644\n--- a/arch/arm/kernel/bios32.c\n+++ b/arch/arm/kernel/bios32.c\n@@ -571,8 +571,6 @@ resource_size_t pcibios_align_resource(void *data, const struct resource *res,\n \tif (res->flags & IORESOURCE_IO && start & 0x300)\n \t\tstart = (start + 0x3ff) & ~0x3ff;\n \n-\tstart = (start + align - 1) & ~(align - 1);\n-\n \thost_bridge = pci_find_host_bridge(dev->bus);\n \n \tif (host_bridge->align_resource)\n","prefixes":["04/10"]}