{"id":2215397,"url":"http://patchwork.ozlabs.org/api/patches/2215397/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-i2c/patch/20260324-i2c-mux-v9-2-5292b0608243@gmail.com/","project":{"id":35,"url":"http://patchwork.ozlabs.org/api/projects/35/?format=json","name":"Linux I2C development","link_name":"linux-i2c","list_id":"linux-i2c.vger.kernel.org","list_email":"linux-i2c@vger.kernel.org","web_url":"","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"msgid":"<20260324-i2c-mux-v9-2-5292b0608243@gmail.com>","list_archive_url":null,"date":"2026-03-24T13:54:16","name":"[v9,2/5] i2c: mux: add support for per channel bus frequency","commit_ref":null,"pull_url":null,"state":"needs-review-ack","archived":false,"hash":"5e01e31e73bb875049917aa870af3673cf413f6c","submitter":{"id":46679,"url":"http://patchwork.ozlabs.org/api/people/46679/?format=json","name":"Marcus Folkesson","email":"marcus.folkesson@gmail.com"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/linux-i2c/patch/20260324-i2c-mux-v9-2-5292b0608243@gmail.com/mbox/","series":[{"id":497295,"url":"http://patchwork.ozlabs.org/api/series/497295/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-i2c/list/?series=497295","date":"2026-03-24T13:54:14","name":"I2C Mux per channel bus speed","version":9,"mbox":"http://patchwork.ozlabs.org/series/497295/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2215397/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2215397/checks/","tags":{},"related":[],"headers":{"Return-Path":"\n ","X-Original-To":["incoming@patchwork.ozlabs.org","linux-i2c@vger.kernel.org"],"Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=gmail.com header.i=@gmail.com header.a=rsa-sha256\n header.s=20251104 header.b=h9OcnoKW;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2600:3c09:e001:a7::12fc:5321; helo=sto.lore.kernel.org;\n envelope-from=linux-i2c+bounces-16697-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)","smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com\n header.b=\"h9OcnoKW\"","smtp.subspace.kernel.org;\n arc=none smtp.client-ip=209.85.167.47","smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=gmail.com","smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=gmail.com"],"Received":["from sto.lore.kernel.org (sto.lore.kernel.org\n [IPv6:2600:3c09:e001:a7::12fc:5321])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fgBPZ0PNGz1y1g\n\tfor ; Wed, 25 Mar 2026 00:55:14 +1100 (AEDT)","from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sto.lore.kernel.org (Postfix) with ESMTP id 582B0302AA4D\n\tfor ; Tue, 24 Mar 2026 13:55:03 +0000 (UTC)","from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id A640C3FE656;\n\tTue, 24 Mar 2026 13:54:47 +0000 (UTC)","from mail-lf1-f47.google.com (mail-lf1-f47.google.com\n [209.85.167.47])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 8055E3FE37A\n\tfor ; Tue, 24 Mar 2026 13:54:45 +0000 (UTC)","by mail-lf1-f47.google.com with SMTP id\n 2adb3069b0e04-5a27c021b58so1400914e87.2\n for ; Tue, 24 Mar 2026 06:54:45 -0700 (PDT)","from [192.168.1.135] (83-233-6-197.cust.bredband2.com.\n [83.233.6.197])\n by smtp.gmail.com with ESMTPSA id\n 2adb3069b0e04-5a285207454sm3162823e87.48.2026.03.24.06.54.40\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Tue, 24 Mar 2026 06:54:41 -0700 (PDT)"],"ARC-Seal":"i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1774360487; cv=none;\n b=nCBnXih/JPETY7jS5w0fhr6vKPR2WeKu3A1WFp+87+rwI4y0ZyfDTFqpz6zmTAolA8Cdv3kyOb/Q0ESdHAUN9/B6JHPbMkJbChkZlRHjgSNoI3lXLeD8Q/v1C1vSrdaE3ooJsJ1t2XLPXMi53AHM3wamRbFoFTGHSe9Cv4igo+A=","ARC-Message-Signature":"i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1774360487; c=relaxed/simple;\n\tbh=zzwP/dH6nVUsUc4kUSRaQrWbWPe+IT1e5Ig8MAfNhhE=;\n\th=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References:\n\t In-Reply-To:To:Cc;\n b=kXn5CNuT+6z92pab55e9npxyqwYMXx48u2ZmhTZimtn7IzrlfdiOD6waAzuCsxNXq/TfF2rz4ZKBvwCJ5DCWTAp1gF4wJn/zU44Hp06H/alE8duKyyzPZEaS/ih03fpL6rt+m2yDquwIQyaElHldcNHM+GrC0PFa2klbldMkn10=","ARC-Authentication-Results":"i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=gmail.com;\n spf=pass smtp.mailfrom=gmail.com;\n dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com\n header.b=h9OcnoKW; arc=none smtp.client-ip=209.85.167.47","DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=gmail.com; s=20251104; t=1774360484; x=1774965284;\n darn=vger.kernel.org;\n h=cc:to:in-reply-to:references:message-id:content-transfer-encoding\n :mime-version:subject:date:from:from:to:cc:subject:date:message-id\n :reply-to;\n bh=AASvAwH/C6MYHGsYw3qf0hanl2I5flhOZHJJpYjf0HE=;\n b=h9OcnoKW/fiH3G2XGi7sFeyBsdBAFPthiCItWbhrXtrYmglsRlQrjNnJ242/PoJWSk\n YA8WnjbQuR5daMe/YOEvmkuT5Yd+CEYcoqYk5XihcDFkTmQ10+8/Y3ILPEQMq4B3+HQ/\n 0z6PJM8JD4anmWolFjQPTDixChFDsO58CZy7umZhVnyiedHvaPYeZGR9MHtOiX/kYM1d\n 9oDiLp1OodCPrq2tEE8kAdJeGDPRezjFqbsZxY39ciNd3TSeBOulI8Yhc9cgpuG5qgRU\n HG5Z8qivW+zf+M539ETNeRVhZjr+Smd7P7z2DVv/AB918eW8LY0xLL3PpAl2hQuJco3k\n rJGw==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20251104; t=1774360484; x=1774965284;\n h=cc:to:in-reply-to:references:message-id:content-transfer-encoding\n :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to\n :cc:subject:date:message-id:reply-to;\n bh=AASvAwH/C6MYHGsYw3qf0hanl2I5flhOZHJJpYjf0HE=;\n b=Sm5sj3NIOV6Ypnks8dDKaGdwlAO4ETG/VoE2wvpSfA7X1MNFrE8vngM/ez/RCRAThY\n JN9Hpu9OuMPVNuLCg4kJK/XktlnFKf9g2BuuutVrGOlU8JsGI95OmnDDnIFKJemNMTBU\n /6Z6XMwxRueEjBkZAH1ZW4UoNJuFdn3L5I7HnkmgPDMuPJwAXaDypTCOfBwSTQAQ2M7b\n 338/hrqH5KMEf/ZlSyfOyg8Ep0DXxXnpqSjbvvXLRQwSQC8WKiWOLLVc22k5R/N+C2jW\n N6dSr9A7S2V+REpCaHiar4IWFx8Qx+vNaCLy/o2wEWL18eyLzKm9ZCxYaxq0HZbQBt3C\n hyqA==","X-Gm-Message-State":"AOJu0YxNGxt+DnHCIQIxDsWRfdG/mqF2zH6Js+l02VDMmfg+WqsrOBNG\n\t2cLAIL5PHWgi/3sehrWfmHH6pylKhqPoAk1S0cKnuRkppjAbg6o0rNdD","X-Gm-Gg":"ATEYQzzewJMP0t9N3rSo+N88OXgY3Cv5DoqjtbpkRA5S3YLu+hhRklCLggvW1L0pDtw\n\tbQ1eRHHFKr4bEcZIe/bOvSfUPnSVDcmtCuZ8fW7vQmObbv3htcb7TA01PjvzyDdOupPTN7gdX2O\n\t0WDo13HLvKU3PYc8SbD/ZmLp+/v4r3FBDyzzoSqZkSdDHHe87CZKm3KG8PhxdV8u7B3LmGeCKDS\n\tImNXaCMAqmnrdqtUKBEFqSCxUPqFX0BsZp6NAJxgnzpz4T8d94HOyq/D6+I13oqnDjc+G0uWgEd\n\tKd94bM6CHiy9faRMDvC5tcb2L1yTagO1OKIgya9AwWgbxZsnsc79Mwv38guQoJhxr4Q70vEXEYa\n\tp8VeKfS89EOYq40HiGghOilM3MKERDB+y1x0RsmSxzZrMo7F+/dPwoEo9n7cfe86R6+F3v5kC3a\n\tC78WuxnetOD6RAF4c0oxzSEc/vMOqyQjV6kJpGc6oSnWnR0AQpwl5FJc5wyyqMcTA6sbub","X-Received":"by 2002:a05:6512:10d3:b0:5a1:7458:c17e with SMTP id\n 2adb3069b0e04-5a285b55dd3mr5528724e87.37.1774360483376;\n Tue, 24 Mar 2026 06:54:43 -0700 (PDT)","From":"Marcus Folkesson ","Date":"Tue, 24 Mar 2026 14:54:16 +0100","Subject":"[PATCH v9 2/5] i2c: mux: add support for per channel bus frequency","Precedence":"bulk","X-Mailing-List":"linux-i2c@vger.kernel.org","List-Id":"","List-Subscribe":"","List-Unsubscribe":"","MIME-Version":"1.0","Content-Type":"text/plain; charset=\"utf-8\"","Content-Transfer-Encoding":"7bit","Message-Id":"<20260324-i2c-mux-v9-2-5292b0608243@gmail.com>","References":"<20260324-i2c-mux-v9-0-5292b0608243@gmail.com>","In-Reply-To":"<20260324-i2c-mux-v9-0-5292b0608243@gmail.com>","To":"Wolfram Sang ,\n Peter Rosin ,\n Michael Hennerich ,\n Bartosz Golaszewski , Andi Shyti ,\n Andy Shevchenko ,\n Bartosz Golaszewski ","Cc":"linux-i2c@vger.kernel.org, linux-kernel@vger.kernel.org,\n linux-arm-kernel@lists.infradead.org,\n Marcus Folkesson ","X-Mailer":"b4 0.14.3","X-Developer-Signature":"v=1; a=openpgp-sha256; l=7627;\n i=marcus.folkesson@gmail.com; h=from:subject:message-id;\n bh=zzwP/dH6nVUsUc4kUSRaQrWbWPe+IT1e5Ig8MAfNhhE=;\n b=owEBbQKS/ZANAwAKAYiATm9ZXVIyAcsmYgBpwpeS17UHmxhJ8CGOEdifxF/PD0KJwhBW/q8sM\n 6oYa9EFnq2JAjMEAAEKAB0WIQQFUaLotmy1TWTBLGWIgE5vWV1SMgUCacKXkgAKCRCIgE5vWV1S\n Mq4kD/wOYxLZGglFGcP1qoL6GdhHXQO/bjAa/srPJEh7UjC7KC/0tc0ayxEKJfdrGAgrSXGcP8C\n hA4gclNC7vYdcQu2W280HT+hQjL7KRrJ16cPdK6zqO1IEAksvJyiLaYh3VDux74cUyMRUcHTAIp\n X+nhE/eJLLtQU45xEx/FB4GaxBO1ociPSjkMPRJjsgflDRQNL4UgB+1xKQyS533qnsr18hrfnMz\n R08DRT1IyxAzQzZu6Z9prSkmYJhQSKLKw8+zGV3hGaSBfdpkwGWGwbIJnzTJ1I2eO2/cf/iGD7k\n QBVg/3/Fx9w7mVBnmOQe0MqTzL/wkxwrq5+3l1gKHrqfHuQ4llJHKFopPpQV6oRQB5F0ylxe2Sp\n OD0KISytWmYJhMHCTSldawhC9eeEYopuEplmQEXExGtnjcQcYt6GWkx3rPYBEb09xLoNW+Q4sIo\n iWPMZiprIlkJTijf/JQ85Z9Kq6oQv+H0vqdmbHTZEXO5f35rQN8qwORuziDKvvPsX5197F9qI1F\n Wr20d9i8SejoK0uT7ewowtxPGuTX+O+4a2StViFktLGrpAWLc0Sz1bLu54P32cztNLh4HQtVqv+\n 5e0Y/fBmUpqzxFOt6PwfGFh8p+1+swNWcWxLomOcdTE8BELjSjEHkTgefMFwp3vSF4JVUymba2l\n +dkAzDbOX/npvjQ==","X-Developer-Key":"i=marcus.folkesson@gmail.com; a=openpgp;\n fpr=AB91D46C7E0F6E6FB2AB640EC0FE25D598F6C127"},"content":"There may be several reasons why you may need to use a certain speed\non an I2C bus. E.g.\n\n- When several devices are attached to the bus, the speed must be\n selected according to the slowest device.\n\n- Electrical conditions may limit the usable speed on the bus for\n different reasons.\n\nWith an I2C multiplexer, it is possible to group the attached devices\nafter their preferred speed by e.g. putting all \"slow\" devices on a\nseparate channel on the multiplexer.\n\nConsider the following topology:\n\n .----------. 100kHz .--------.\n .--------. 400kHz | |--------| dev D1 |\n | root |--+-----| I2C MUX | '--------'\n '--------' | | |--. 400kHz .--------.\n | '----------' '-------| dev D2 |\n | .--------. '--------'\n '--| dev D3 |\n '--------'\n\nOne requirement with this design is that a multiplexer may only use the\nsame or lower bus speed as its parent.\nOtherwise, if the multiplexer would have to increase the bus frequency,\nthen all siblings (D3 in this case) would run into a clock speed it may\nnot support.\n\nThe bus frequency for each channel is set in the devicetree. As the\ni2c-mux bindings import the i2c-controller schema, the clock-frequency\nproperty is already allowed.\nIf no clock-frequency property is set, the channel inherits their parent\nbus speed.\n\nThe following example uses dt bindings to illustrate the topology above:\n\n i2c {\n\tclock-frequency = <400000>;\n\n i2c-mux {\n i2c@0 {\n clock-frequency = <100000>;\n\n D1 {\n ...\n };\n };\n\n i2c@1 {\n D2 {\n ...\n };\n };\n };\n\n D3 {\n ...\n }\n };\n\nSigned-off-by: Marcus Folkesson \n---\n drivers/i2c/i2c-mux.c | 107 ++++++++++++++++++++++++++++++++++++++++++++------\n 1 file changed, 95 insertions(+), 12 deletions(-)","diff":"diff --git a/drivers/i2c/i2c-mux.c b/drivers/i2c/i2c-mux.c\nindex d59644e50f14..6b5c9ae1efde 100644\n--- a/drivers/i2c/i2c-mux.c\n+++ b/drivers/i2c/i2c-mux.c\n@@ -36,21 +36,75 @@ struct i2c_mux_priv {\n \tu32 chan_id;\n };\n \n+static int i2c_mux_select_chan(struct i2c_adapter *adap, u32 chan_id, u32 *oldclock)\n+{\n+\tstruct i2c_mux_priv *priv = adap->algo_data;\n+\tstruct i2c_mux_core *muxc = priv->muxc;\n+\tstruct i2c_adapter *parent = muxc->parent;\n+\tint ret;\n+\n+\tif (priv->adap.clock_hz && priv->adap.clock_hz < parent->clock_hz) {\n+\t\t*oldclock = parent->clock_hz;\n+\n+\t\tif (muxc->mux_locked)\n+\t\t\tret = i2c_adapter_set_clk_freq(parent, priv->adap.clock_hz);\n+\t\telse\n+\t\t\tret = __i2c_adapter_set_clk_freq(parent, priv->adap.clock_hz);\n+\n+\t\tdev_dbg(&adap->dev, \"Set clock frequency %uHz on %s\\n\",\n+\t\t\tpriv->adap.clock_hz, parent->name);\n+\n+\t\tif (ret)\n+\t\t\tdev_err(&adap->dev,\n+\t\t\t\t\"Failed to set clock frequency %uHz on adapter %s: %d\\n\",\n+\t\t\t\t*oldclock, parent->name, ret);\n+\t}\n+\n+\treturn muxc->select(muxc, priv->chan_id);\n+}\n+\n+static void i2c_mux_deselect_chan(struct i2c_adapter *adap, u32 chan_id, u32 oldclock)\n+{\n+\tstruct i2c_mux_priv *priv = adap->algo_data;\n+\tstruct i2c_mux_core *muxc = priv->muxc;\n+\tstruct i2c_adapter *parent = muxc->parent;\n+\tint ret;\n+\n+\tif (muxc->deselect)\n+\t\tmuxc->deselect(muxc, priv->chan_id);\n+\n+\tif (oldclock && oldclock != priv->adap.clock_hz) {\n+\t\tif (muxc->mux_locked)\n+\t\t\tret = i2c_adapter_set_clk_freq(parent, oldclock);\n+\t\telse\n+\t\t\tret = __i2c_adapter_set_clk_freq(parent, oldclock);\n+\n+\t\tdev_dbg(&adap->dev, \"Restored clock frequency %uHz on %s\\n\",\n+\t\t\toldclock, parent->name);\n+\n+\t\tif (ret)\n+\t\t\tdev_err(&adap->dev,\n+\t\t\t\t\"Failed to set clock frequency %uHz on adapter %s: %d\\n\",\n+\t\t\t\toldclock, parent->name, ret);\n+\t}\n+}\n+\n static int __i2c_mux_master_xfer(struct i2c_adapter *adap,\n \t\t\t\t struct i2c_msg msgs[], int num)\n {\n \tstruct i2c_mux_priv *priv = adap->algo_data;\n \tstruct i2c_mux_core *muxc = priv->muxc;\n \tstruct i2c_adapter *parent = muxc->parent;\n+\tu32 oldclock = 0;\n \tint ret;\n \n \t/* Switch to the right mux port and perform the transfer. */\n \n-\tret = muxc->select(muxc, priv->chan_id);\n+\tret = i2c_mux_select_chan(adap, priv->chan_id, &oldclock);\n \tif (ret >= 0)\n \t\tret = __i2c_transfer(parent, msgs, num);\n-\tif (muxc->deselect)\n-\t\tmuxc->deselect(muxc, priv->chan_id);\n+\n+\ti2c_mux_deselect_chan(adap, priv->chan_id, oldclock);\n \n \treturn ret;\n }\n@@ -61,15 +115,16 @@ static int i2c_mux_master_xfer(struct i2c_adapter *adap,\n \tstruct i2c_mux_priv *priv = adap->algo_data;\n \tstruct i2c_mux_core *muxc = priv->muxc;\n \tstruct i2c_adapter *parent = muxc->parent;\n+\tu32 oldclock = 0;\n \tint ret;\n \n \t/* Switch to the right mux port and perform the transfer. */\n \n-\tret = muxc->select(muxc, priv->chan_id);\n+\tret = i2c_mux_select_chan(adap, priv->chan_id, &oldclock);\n \tif (ret >= 0)\n \t\tret = i2c_transfer(parent, msgs, num);\n-\tif (muxc->deselect)\n-\t\tmuxc->deselect(muxc, priv->chan_id);\n+\n+\ti2c_mux_deselect_chan(adap, priv->chan_id, oldclock);\n \n \treturn ret;\n }\n@@ -82,16 +137,17 @@ static int __i2c_mux_smbus_xfer(struct i2c_adapter *adap,\n \tstruct i2c_mux_priv *priv = adap->algo_data;\n \tstruct i2c_mux_core *muxc = priv->muxc;\n \tstruct i2c_adapter *parent = muxc->parent;\n+\tu32 oldclock = 0;\n \tint ret;\n \n \t/* Select the right mux port and perform the transfer. */\n \n-\tret = muxc->select(muxc, priv->chan_id);\n+\tret = i2c_mux_select_chan(adap, priv->chan_id, &oldclock);\n \tif (ret >= 0)\n \t\tret = __i2c_smbus_xfer(parent, addr, flags,\n \t\t\t\t read_write, command, size, data);\n-\tif (muxc->deselect)\n-\t\tmuxc->deselect(muxc, priv->chan_id);\n+\n+\ti2c_mux_deselect_chan(adap, priv->chan_id, oldclock);\n \n \treturn ret;\n }\n@@ -104,16 +160,17 @@ static int i2c_mux_smbus_xfer(struct i2c_adapter *adap,\n \tstruct i2c_mux_priv *priv = adap->algo_data;\n \tstruct i2c_mux_core *muxc = priv->muxc;\n \tstruct i2c_adapter *parent = muxc->parent;\n+\tu32 oldclock = 0;\n \tint ret;\n \n \t/* Select the right mux port and perform the transfer. */\n \n-\tret = muxc->select(muxc, priv->chan_id);\n+\tret = i2c_mux_select_chan(adap, priv->chan_id, &oldclock);\n \tif (ret >= 0)\n \t\tret = i2c_smbus_xfer(parent, addr, flags,\n \t\t\t\t read_write, command, size, data);\n-\tif (muxc->deselect)\n-\t\tmuxc->deselect(muxc, priv->chan_id);\n+\n+\ti2c_mux_deselect_chan(adap, priv->chan_id, oldclock);\n \n \treturn ret;\n }\n@@ -362,6 +419,32 @@ int i2c_mux_add_adapter(struct i2c_mux_core *muxc,\n \t\t\t}\n \t\t}\n \n+\t\tof_property_read_u32(child, \"clock-frequency\", &priv->adap.clock_hz);\n+\n+\t\t/* If the mux adapter has no clock-frequency property, inherit from parent */\n+\t\tif (!priv->adap.clock_hz)\n+\t\t\tpriv->adap.clock_hz = parent->clock_hz;\n+\n+\t\t/*\n+\t\t * Warn if the mux adapter is not parent-locked as\n+\t\t * this may cause issues for some hardware topologies.\n+\t\t */\n+\t\tif ((priv->adap.clock_hz < parent->clock_hz) && muxc->mux_locked)\n+\t\t\tdev_warn(muxc->dev,\n+\t\t\t\t \"channel %u is slower than parent on a non parent-locked mux\\n\",\n+\t\t\t\t chan_id);\n+\n+\t\t/* We don't support mux adapters faster than their parent */\n+\t\tif (priv->adap.clock_hz > parent->clock_hz) {\n+\t\t\tdev_err(muxc->dev,\n+\t\t\t\t\"channel (%u) is faster (%u) than parent (%u)\\n\",\n+\t\t\t\tchan_id, priv->adap.clock_hz, parent->clock_hz);\n+\n+\t\t\tof_node_put(mux_node);\n+\t\t\tret = -EINVAL;\n+\t\t\tgoto err_free_priv;\n+\t\t}\n+\n \t\tpriv->adap.dev.of_node = child;\n \t\tof_node_put(mux_node);\n \t}\n","prefixes":["v9","2/5"]}