{"id":2187622,"url":"http://patchwork.ozlabs.org/api/patches/2187622/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260122111639.32346-7-philmd@linaro.org/","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"msgid":"<20260122111639.32346-7-philmd@linaro.org>","list_archive_url":null,"date":"2026-01-22T11:16:39","name":"[PULL,v2,06/37] target/ppc: Simplify endianness handling in Altivec opcodes","commit_ref":null,"pull_url":null,"state":"new","archived":false,"hash":"531f740e10953e8321b8cdae7a354ec4788bae22","submitter":{"id":85046,"url":"http://patchwork.ozlabs.org/api/people/85046/?format=json","name":"Philippe Mathieu-Daudé","email":"philmd@linaro.org"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260122111639.32346-7-philmd@linaro.org/mbox/","series":[{"id":489357,"url":"http://patchwork.ozlabs.org/api/series/489357/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/list/?series=489357","date":"2026-01-22T11:16:33","name":"[PULL,v2,01/37] target/i386: Use little-endian variant of cpu_ld/st_data*()","version":2,"mbox":"http://patchwork.ozlabs.org/series/489357/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2187622/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2187622/checks/","tags":{},"related":[],"headers":{"Return-Path":"<qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org>","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=linaro.org header.i=@linaro.org header.a=rsa-sha256\n header.s=google header.b=vyjqFWOL;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=nongnu.org\n (client-ip=209.51.188.17; helo=lists.gnu.org;\n envelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n receiver=patchwork.ozlabs.org)"],"Received":["from lists.gnu.org (lists.gnu.org [209.51.188.17])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4dxdpX5Xrjz1xt2\n\tfor <incoming@patchwork.ozlabs.org>; Thu, 22 Jan 2026 22:18:12 +1100 (AEDT)","from localhost ([::1] helo=lists1p.gnu.org)\n\tby lists.gnu.org with esmtp (Exim 4.90_1)\n\t(envelope-from <qemu-devel-bounces@nongnu.org>)\n\tid 1vish3-0002e9-K5; Thu, 22 Jan 2026 06:17:41 -0500","from eggs.gnu.org ([2001:470:142:3::10])\n by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)\n (Exim 4.90_1) (envelope-from <philmd@linaro.org>) id 1vish1-0002dY-E2\n for qemu-devel@nongnu.org; Thu, 22 Jan 2026 06:17:39 -0500","from mail-wm1-x336.google.com ([2a00:1450:4864:20::336])\n by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)\n (Exim 4.90_1) (envelope-from <philmd@linaro.org>) id 1visgz-0001cK-Q9\n for qemu-devel@nongnu.org; Thu, 22 Jan 2026 06:17:39 -0500","by mail-wm1-x336.google.com with SMTP id\n 5b1f17b1804b1-4801c2fae63so7377425e9.2\n for <qemu-devel@nongnu.org>; Thu, 22 Jan 2026 03:17:37 -0800 (PST)","from localhost.localdomain (88-187-86-199.subs.proxad.net.\n [88.187.86.199]) by smtp.gmail.com with ESMTPSA id\n 5b1f17b1804b1-48042c598b9sm48532555e9.18.2026.01.22.03.17.34\n for <qemu-devel@nongnu.org>\n (version=TLS1_3 cipher=TLS_CHACHA20_POLY1305_SHA256 bits=256/256);\n Thu, 22 Jan 2026 03:17:34 -0800 (PST)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=linaro.org; s=google; t=1769080656; x=1769685456; darn=nongnu.org;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:to:from:from:to:cc:subject:date:message-id\n :reply-to; bh=yfiGijTp32x1GznNHzbs/aN0TdplM4Fbe5gzLRZo9fM=;\n b=vyjqFWOLC6MuI900kSaTP+joSWxuRXkIVyOwndmauJuH6b2d7lClZy6dGMxqNaldDX\n qnuu0yauTgJdLQFV2msyOsWrxykJGg6JlwZR4EoLGrqB47p82aiML3tUNt4OLkgFvGcL\n GhuRR6iLasoOZrZFaxl7HqJhP2TUwRWoXwhH1aNfkcakWetCPiw5wpkKG0tHeVXbEtzN\n 5bGSDMFQtLaQ4Y61/eR+YAEwAIFZA+Fr/x0cxs7ovToQN401GabyCf6bLVXvuu9vctv4\n u6Pc5LuH4czeWEyAfi85t+O+Q3mBAO4TQnTTD9+KhNYTgbqTxFPoiP+qmAyPGKb6kZLt\n nqtA==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20230601; t=1769080656; x=1769685456;\n h=content-transfer-encoding:mime-version:references:in-reply-to\n :message-id:date:subject:to:from:x-gm-gg:x-gm-message-state:from:to\n :cc:subject:date:message-id:reply-to;\n bh=yfiGijTp32x1GznNHzbs/aN0TdplM4Fbe5gzLRZo9fM=;\n b=cQP2PMGah0iViomHlNLpNt/tGlxIlKO4oxnEL3SV+03f5oaqfR4CMKIS6JWRsRl4Id\n kEZ5yvdD2cuY8flV2eJH/1nUvIwHiwn4Uscd2LOh5My0742PxkQfX7BoBjjs2Rfa9b8z\n O/5BvE8fmJ631Fx+c10dxZkFLZxARcjXBX5R3CGvAUX0yRSK+EM4m/XpCodd2LZi4niv\n bOOhi2G66aU+ok3Y9kJMfgVMA0fCAOE+XOnlFw6tChXE8cO3zdjyYzjKSrVlS63qQ8Ur\n XX95BHotu491EVuqJ8/MI4NmbkIkrNsMv/syZkCXcqhApeMA3Fa/B0gEb/lriihBMz8J\n fSCg==","X-Gm-Message-State":"AOJu0Yy2QeAAAaD/t5KTaKFAAfXJyLyKzxzB3kiU3WMFF3GoT7Klu/9q\n EoQGQV0FrqU63PXPETEwM/UlmVhpMYMpqpA6CdBppQrNVMlLx4yLGXKaue738FkCFbU/lQSkCUx\n CnXk6BWI=","X-Gm-Gg":"AZuq6aKPnQqPyKwYuTBqx+JEiRLXcx4E7sEPwFnN7eQon9wEMlMt0bmC2ANKl4E8I9+\n wBaQ77kI9N8bHVVW28mUP1xFH5wGLX/vDLQ9To5fH12cmvfN47VxHPp68y6whktM5PDtok5aBAK\n vMmOPW5IFF7pRc1/+k+oz7ixdFCMZTcLJvfNlkhJmDpN8eVs3udzilt3BHGqOuYOg5gbhoavWKL\n /04Acwbnkje9j6zSgLoebqnusCfM8WSny6rhjPaw1NAJNDpSIg+zifidQSlJgZMU/MSnZ9ikWui\n HAPQEccKCEX2GcOXKobtHte5B18ny5rOJn9+/4YtDKSx4cxg0O3Wby/miVslMgAL9Pdo+AHmFZV\n BqDCFfKHFgniCr/W3NcsDXiZH4t3Y3efoVbe10PueZvltxguzyAkUseBuLAvVTtUtkdoYhZSFzW\n JUeM8W1DO0VD6XplfXO8OK1FqJgfJggya6Br7yNHSocdjlKmDf7ROvjotREYFLpRUeuxypxH0=","X-Received":"by 2002:a05:600c:8816:b0:480:1e8f:d15f with SMTP id\n 5b1f17b1804b1-4801e8fd2e5mr189330885e9.2.1769080655732;\n Thu, 22 Jan 2026 03:17:35 -0800 (PST)","From":"=?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= <philmd@linaro.org>","To":"qemu-devel@nongnu.org","Subject":"[PULL v2 06/37] target/ppc: Simplify endianness handling in Altivec\n opcodes","Date":"Thu, 22 Jan 2026 12:16:39 +0100","Message-ID":"<20260122111639.32346-7-philmd@linaro.org>","X-Mailer":"git-send-email 2.52.0","In-Reply-To":"<20260122111639.32346-1-philmd@linaro.org>","References":"<20260122111639.32346-1-philmd@linaro.org>","MIME-Version":"1.0","Content-Type":"text/plain; charset=UTF-8","Content-Transfer-Encoding":"8bit","Received-SPF":"pass client-ip=2a00:1450:4864:20::336;\n envelope-from=philmd@linaro.org; helo=mail-wm1-x336.google.com","X-Spam_score_int":"-20","X-Spam_score":"-2.1","X-Spam_bar":"--","X-Spam_report":"(-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,\n DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,\n RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,\n SPF_PASS=-0.001 autolearn=ham autolearn_force=no","X-Spam_action":"no action","X-BeenThere":"qemu-devel@nongnu.org","X-Mailman-Version":"2.1.29","Precedence":"list","List-Id":"qemu development <qemu-devel.nongnu.org>","List-Unsubscribe":"<https://lists.nongnu.org/mailman/options/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>","List-Archive":"<https://lists.nongnu.org/archive/html/qemu-devel>","List-Post":"<mailto:qemu-devel@nongnu.org>","List-Help":"<mailto:qemu-devel-request@nongnu.org?subject=help>","List-Subscribe":"<https://lists.nongnu.org/mailman/listinfo/qemu-devel>,\n <mailto:qemu-devel-request@nongnu.org?subject=subscribe>","Errors-To":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org"},"content":"Access the memory in big-endian order,\nswap bytes when MSR.LE is set.\n\nSigned-off-by: Philippe Mathieu-Daudé <philmd@linaro.org>\nReviewed-by: Richard Henderson <richard.henderson@linaro.org>\nMessage-Id: <20251126202200.23100-22-philmd@linaro.org>\n---\n target/ppc/mem_helper.c | 31 ++++++++++---------------------\n 1 file changed, 10 insertions(+), 21 deletions(-)","diff":"diff --git a/target/ppc/mem_helper.c b/target/ppc/mem_helper.c\nindex 6ab71a6fcb4..7318b02c46a 100644\n--- a/target/ppc/mem_helper.c\n+++ b/target/ppc/mem_helper.c\n@@ -31,15 +31,6 @@\n \n /* #define DEBUG_OP */\n \n-static inline bool needs_byteswap(const CPUPPCState *env)\n-{\n-#if TARGET_BIG_ENDIAN\n-  return FIELD_EX64(env->msr, MSR, LE);\n-#else\n-  return !FIELD_EX64(env->msr, MSR, LE);\n-#endif\n-}\n-\n /*****************************************************************************/\n /* Memory load and stores */\n \n@@ -401,11 +392,10 @@ target_ulong helper_lscbx(CPUPPCState *env, target_ulong addr, uint32_t reg,\n         int adjust = HI_IDX * (n_elems - 1);                    \\\n         int sh = sizeof(r->element[0]) >> 1;                    \\\n         int index = (addr & 0xf) >> sh;                         \\\n-        if (FIELD_EX64(env->msr, MSR, LE)) {                    \\\n-            index = n_elems - index - 1;                        \\\n-        }                                                       \\\n+        bool byteswap = FIELD_EX64(env->msr, MSR, LE);          \\\n                                                                 \\\n-        if (needs_byteswap(env)) {                              \\\n+        if (byteswap) {                                         \\\n+            index = n_elems - index - 1;                        \\\n             r->element[LO_IDX ? index : (adjust - index)] =     \\\n                 swap(access(env, addr, GETPC()));               \\\n         } else {                                                \\\n@@ -415,8 +405,8 @@ target_ulong helper_lscbx(CPUPPCState *env, target_ulong addr, uint32_t reg,\n     }\n #define I(x) (x)\n LVE(LVEBX, cpu_ldub_data_ra, I, u8)\n-LVE(LVEHX, cpu_lduw_data_ra, bswap16, u16)\n-LVE(LVEWX, cpu_ldl_data_ra, bswap32, u32)\n+LVE(LVEHX, cpu_lduw_be_data_ra, bswap16, u16)\n+LVE(LVEWX, cpu_ldl_be_data_ra, bswap32, u32)\n #undef I\n #undef LVE\n \n@@ -428,11 +418,10 @@ LVE(LVEWX, cpu_ldl_data_ra, bswap32, u32)\n         int adjust = HI_IDX * (n_elems - 1);                            \\\n         int sh = sizeof(r->element[0]) >> 1;                            \\\n         int index = (addr & 0xf) >> sh;                                 \\\n-        if (FIELD_EX64(env->msr, MSR, LE)) {                            \\\n-            index = n_elems - index - 1;                                \\\n-        }                                                               \\\n+        bool byteswap = FIELD_EX64(env->msr, MSR, LE);                  \\\n                                                                         \\\n-        if (needs_byteswap(env)) {                                      \\\n+        if (byteswap) {                                                 \\\n+            index = n_elems - index - 1;                                \\\n             access(env, addr, swap(r->element[LO_IDX ? index :          \\\n                                               (adjust - index)]),       \\\n                         GETPC());                                       \\\n@@ -443,8 +432,8 @@ LVE(LVEWX, cpu_ldl_data_ra, bswap32, u32)\n     }\n #define I(x) (x)\n STVE(STVEBX, cpu_stb_data_ra, I, u8)\n-STVE(STVEHX, cpu_stw_data_ra, bswap16, u16)\n-STVE(STVEWX, cpu_stl_data_ra, bswap32, u32)\n+STVE(STVEHX, cpu_stw_be_data_ra, bswap16, u16)\n+STVE(STVEWX, cpu_stl_be_data_ra, bswap32, u32)\n #undef I\n #undef LVE\n \n","prefixes":["PULL","v2","06/37"]}