{"id":2137026,"url":"http://patchwork.ozlabs.org/api/patches/2137026/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-tegra/patch/20250915080157.28195-10-clamor95@gmail.com/","project":{"id":21,"url":"http://patchwork.ozlabs.org/api/projects/21/?format=json","name":"Linux Tegra Development","link_name":"linux-tegra","list_id":"linux-tegra.vger.kernel.org","list_email":"linux-tegra@vger.kernel.org","web_url":null,"scm_url":null,"webscm_url":null,"list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"msgid":"<20250915080157.28195-10-clamor95@gmail.com>","list_archive_url":null,"date":"2025-09-15T08:01:55","name":"[v3,09/11] ARM: tegra: Add External Memory Controller node on Tegra114","commit_ref":null,"pull_url":null,"state":"changes-requested","archived":false,"hash":"0dbbb4462ec5653d0c9c80e0ad43e8ab093c6c4b","submitter":{"id":84146,"url":"http://patchwork.ozlabs.org/api/people/84146/?format=json","name":"Svyatoslav Ryhel","email":"clamor95@gmail.com"},"delegate":null,"mbox":"http://patchwork.ozlabs.org/project/linux-tegra/patch/20250915080157.28195-10-clamor95@gmail.com/mbox/","series":[{"id":473640,"url":"http://patchwork.ozlabs.org/api/series/473640/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-tegra/list/?series=473640","date":"2025-09-15T08:01:46","name":"Tegra114: implement EMC support","version":3,"mbox":"http://patchwork.ozlabs.org/series/473640/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/2137026/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/2137026/checks/","tags":{},"related":[],"headers":{"Return-Path":"\n <linux-tegra+bounces-9253-incoming=patchwork.ozlabs.org@vger.kernel.org>","X-Original-To":["incoming@patchwork.ozlabs.org","linux-tegra@vger.kernel.org"],"Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=gmail.com header.i=@gmail.com header.a=rsa-sha256\n header.s=20230601 header.b=c+fuKF7w;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=2604:1380:4601:e00::3; helo=am.mirrors.kernel.org;\n envelope-from=linux-tegra+bounces-9253-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)","smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com\n header.b=\"c+fuKF7w\"","smtp.subspace.kernel.org;\n arc=none smtp.client-ip=209.85.167.50","smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=gmail.com","smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=gmail.com"],"Received":["from am.mirrors.kernel.org (am.mirrors.kernel.org\n [IPv6:2604:1380:4601:e00::3])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange X25519 server-signature ECDSA (secp384r1))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4cQHZW01T3z1yVT\n\tfor <incoming@patchwork.ozlabs.org>; Mon, 15 Sep 2025 18:02:42 +1000 (AEST)","from smtp.subspace.kernel.org (relay.kernel.org [52.25.139.140])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby am.mirrors.kernel.org (Postfix) with ESMTPS id 4A471189B214\n\tfor <incoming@patchwork.ozlabs.org>; Mon, 15 Sep 2025 08:03:02 +0000 (UTC)","from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id F394C2ED845;\n\tMon, 15 Sep 2025 08:02:38 +0000 (UTC)","from mail-lf1-f50.google.com (mail-lf1-f50.google.com\n [209.85.167.50])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 3585F2ECE87\n\tfor <linux-tegra@vger.kernel.org>; Mon, 15 Sep 2025 08:02:36 +0000 (UTC)","by mail-lf1-f50.google.com with SMTP id\n 2adb3069b0e04-55f72452a8eso4513225e87.3\n        for <linux-tegra@vger.kernel.org>;\n Mon, 15 Sep 2025 01:02:35 -0700 (PDT)","from xeon.. ([188.163.112.70])\n        by smtp.gmail.com with ESMTPSA id\n 2adb3069b0e04-56e6460dec4sm3392381e87.103.2025.09.15.01.02.32\n        (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n        Mon, 15 Sep 2025 01:02:33 -0700 (PDT)"],"ARC-Seal":"i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1757923358; cv=none;\n b=POO+aM2pjc3laHbROaHwCn2g2q0uscyAqa6onegj3b0Vp0/EJj33h1lcqr0S7owgb+MB6ZuOOHawwRWYkobxCAk6imtR4rasNMh2VT+vpBCU0ehFDumYw/x0JLHhM9m5heWf0hCDlZeUGgbpEVan341A0iKL2v9T3z+DSs6O5sE=","ARC-Message-Signature":"i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1757923358; c=relaxed/simple;\n\tbh=ZP8BJdLxVhqepTeoAprsQQoaHGTUWulf0MMPVFLawG0=;\n\th=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References:\n\t MIME-Version;\n b=j2jEWRlWicNkYIT6sf/HtnNQtPeZ+qNaB8IiYhYjKjnDsMebZ9luBeix9J3X1Lw78tBR9kxRTVBG+I6dzeuXX61yOjoC5ncHDYieKnbM4rR9++WBwVZj9e/qfsuiXZ1HL01OUyppeuHQlT1nZiUKhKviU+UbCmu+9AAQ1010HAY=","ARC-Authentication-Results":"i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=gmail.com;\n spf=pass smtp.mailfrom=gmail.com;\n dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com\n header.b=c+fuKF7w; arc=none smtp.client-ip=209.85.167.50","DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n        d=gmail.com; s=20230601; t=1757923354; x=1758528154;\n darn=vger.kernel.org;\n        h=content-transfer-encoding:mime-version:references:in-reply-to\n         :message-id:date:subject:cc:to:from:from:to:cc:subject:date\n         :message-id:reply-to;\n        bh=6Q6qzvg9zj4AYnHkCVKkeQvxjf2xeDhmuMq00LQsCh0=;\n        b=c+fuKF7wx+JJzb6++e9BxCG9/jzPP4EM0AjgBnzHrrJRbzLoI8iLp3tPeqOIOkbb+s\n         kTxvpg9VrJ9xxdG1QjKGO/7Fx02F6cUD1Nbv43OtAM6pan3MzQ8J79G/QnzAGDZXSRK6\n         4iOV8pfFmFF9CiYmZzfmgKIH76hFrmmj71cQq71kbzjhWLaOM1Yq2+GHCZxoqRwZOckz\n         cIWJLDxCKnPx/3ymuIq309nW17SmKX6smQSCphfpmvqFeOvewHfQT6pl2VJR4p8roFE0\n         ByWmcmwzmG5dDs82qVPS6Y1b8l7hdZerHCkjh4hC/0KxRYoJudeaknz0Td2JmkW4vAOh\n         dCTQ==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n        d=1e100.net; s=20230601; t=1757923354; x=1758528154;\n        h=content-transfer-encoding:mime-version:references:in-reply-to\n         :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc\n         :subject:date:message-id:reply-to;\n        bh=6Q6qzvg9zj4AYnHkCVKkeQvxjf2xeDhmuMq00LQsCh0=;\n        b=rHFAtIL/gIxjAZR/EHJJjlLQH7N2GTivenEzI1Wn/ZQDMPhoaJN0qjAiKDSKbrtFei\n         OE6NUBaMV/aD0ZLOW+lgzT8gANO+rUBAg1Kpg5oiV/03O1UHjeX/iZIFtrC22hxWbR9y\n         cCrbG+N7dI3X9zu487Ct88WKwAXqA8ueAOLes/T6D28PmuZ0R787MTTOpaH10m8cR68/\n         oaZGlVeSnCNj4UQgUhnuZz4aS3X2DrtZj6nFBS9uguw6zuA0a88HxxZ9+TvngsBVZh68\n         XFxHqFH7pueH3xCj0WPWWZHdEU/Zz9TasaeXD11bwrvKhEunI241mroBxFgOH9Nh+v+D\n         fEmg==","X-Forwarded-Encrypted":"i=1;\n AJvYcCVU5neJCQSIBfbw4VZFWxQNNyiHI+eZfgb1qubJZHF9hYFYOA4rDCpeeAPnWklkVlai/lM5JvcwtEvJrQ==@vger.kernel.org","X-Gm-Message-State":"AOJu0YzIbIbb4eJk3QVKial++H32S1fsO6MI6wPh2Hgcl7+P1kwewAUA\n\tUl+kXHAj/NTFonCFxs0yRENbbJ8PCXVv1KfFHeobpdS8KuHhGX3w703h","X-Gm-Gg":"ASbGncvaRtM3v16Wj3wStA0CSAWP619TJS8kEd6JpP17+i9kZVdi2Q3PPFhVc7kkmbR\n\tpDFmlR347F1eFNuZoDTHwjUZ6J98D/lrJpEJYnir6W7nqiZuy7BKJ7bFoRF0xG86LJBZhT9MQet\n\tCzLAP44s1YYj6dlH73SOAt+j/IJUNfURpF5CvKHSybLiM/uvC3OkT9IiNO9z7F/qu6wCe8/55eF\n\tJag3R0N0hkTIVgxfbRDYwbPkaaL7yYZHhuZq3VcNo+EZyRwGNS0NjkdfzyFtQuAqPGgiT1lqQ8v\n\tBpTKHjl2ERhtNHoIRilUJWdNyRQCiapiR0CBWL9Z21QkKGgh4ghN4AQkGBcV/DmqBNi2ONMJm56\n\ttnCgCDa1nDS2iSR9/4r8MgEMn","X-Google-Smtp-Source":"\n AGHT+IFZHs9D3Q3V6b7uZxWsk/CxcN0Yj5+tr/3CYQ3DU6NoLaQn7oKgyUGIpmZVSIsX3gAHlFow2w==","X-Received":"by 2002:a05:6512:79a:b0:55f:536f:e89b with SMTP id\n 2adb3069b0e04-5704fd772d9mr2486863e87.53.1757923353985;\n        Mon, 15 Sep 2025 01:02:33 -0700 (PDT)","From":"Svyatoslav Ryhel <clamor95@gmail.com>","To":"Krzysztof Kozlowski <krzk@kernel.org>,\n\tRob Herring <robh@kernel.org>,\n\tConor Dooley <conor+dt@kernel.org>,\n\tThierry Reding <treding@nvidia.com>,\n\tThierry Reding <thierry.reding@gmail.com>,\n\tJonathan Hunter <jonathanh@nvidia.com>,\n\tPrashant Gaikwad <pgaikwad@nvidia.com>,\n\tMikko Perttunen <mperttunen@nvidia.com>,\n\tMichael Turquette <mturquette@baylibre.com>,\n\tStephen Boyd <sboyd@kernel.org>,\n\tDmitry Osipenko <digetx@gmail.com>,\n\tMyungJoo Ham <myungjoo.ham@samsung.com>,\n\tKyungmin Park <kyungmin.park@samsung.com>,\n\tChanwoo Choi <cw00.choi@samsung.com>,\n\tSvyatoslav Ryhel <clamor95@gmail.com>","Cc":"linux-kernel@vger.kernel.org,\n\tdevicetree@vger.kernel.org,\n\tlinux-tegra@vger.kernel.org,\n\tlinux-clk@vger.kernel.org,\n\tlinux-pm@vger.kernel.org","Subject":"[PATCH v3 09/11] ARM: tegra: Add External Memory Controller node on\n Tegra114","Date":"Mon, 15 Sep 2025 11:01:55 +0300","Message-ID":"<20250915080157.28195-10-clamor95@gmail.com>","X-Mailer":"git-send-email 2.48.1","In-Reply-To":"<20250915080157.28195-1-clamor95@gmail.com>","References":"<20250915080157.28195-1-clamor95@gmail.com>","Precedence":"bulk","X-Mailing-List":"linux-tegra@vger.kernel.org","List-Id":"<linux-tegra.vger.kernel.org>","List-Subscribe":"<mailto:linux-tegra+subscribe@vger.kernel.org>","List-Unsubscribe":"<mailto:linux-tegra+unsubscribe@vger.kernel.org>","MIME-Version":"1.0","Content-Transfer-Encoding":"8bit"},"content":"Add External Memory Controller node to the device-tree.\n\nSigned-off-by: Svyatoslav Ryhel <clamor95@gmail.com>\n---\n arch/arm/boot/dts/nvidia/tegra114.dtsi | 12 ++++++++++++\n 1 file changed, 12 insertions(+)","diff":"diff --git a/arch/arm/boot/dts/nvidia/tegra114.dtsi b/arch/arm/boot/dts/nvidia/tegra114.dtsi\nindex 08f81a3d11de..e386425c3fdf 100644\n--- a/arch/arm/boot/dts/nvidia/tegra114.dtsi\n+++ b/arch/arm/boot/dts/nvidia/tegra114.dtsi\n@@ -195,6 +195,8 @@ tegra_car: clock@60006000 {\n \t\treg = <0x60006000 0x1000>;\n \t\t#clock-cells = <1>;\n \t\t#reset-cells = <1>;\n+\n+\t\tnvidia,external-memory-controller = <&emc>;\n \t};\n \n \tflow-controller@60007000 {\n@@ -591,6 +593,16 @@ mc: memory-controller@70019000 {\n \t\t#iommu-cells = <1>;\n \t};\n \n+\temc: external-memory-controller@7001b000 {\n+\t\tcompatible = \"nvidia,tegra114-emc\";\n+\t\treg = <0x7001b000 0x1000>;\n+\t\tinterrupts = <GIC_SPI 78 IRQ_TYPE_LEVEL_HIGH>;\n+\t\tclocks = <&tegra_car TEGRA114_CLK_EMC>;\n+\t\tclock-names = \"emc\";\n+\n+\t\tnvidia,memory-controller = <&mc>;\n+\t};\n+\n \thda@70030000 {\n \t\tcompatible = \"nvidia,tegra114-hda\", \"nvidia,tegra30-hda\";\n \t\treg = <0x70030000 0x10000>;\n","prefixes":["v3","09/11"]}