{"id":1633403,"url":"http://patchwork.ozlabs.org/api/patches/1633403/?format=json","web_url":"http://patchwork.ozlabs.org/project/uboot/patch/20220519175614.v2.2.I98b0b23318f39ef6411b8f96c05f5b11b4cf5de7@changeid/","project":{"id":18,"url":"http://patchwork.ozlabs.org/api/projects/18/?format=json","name":"U-Boot","link_name":"uboot","list_id":"u-boot.lists.denx.de","list_email":"u-boot@lists.denx.de","web_url":null,"scm_url":null,"webscm_url":null,"list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"msgid":"<20220519175614.v2.2.I98b0b23318f39ef6411b8f96c05f5b11b4cf5de7@changeid>","list_archive_url":null,"date":"2022-05-19T15:56:46","name":"[v2,2/3] misc: stm32mp13: introduce STM32MP13 RCC driver","commit_ref":null,"pull_url":null,"state":"superseded","archived":false,"hash":"038c3a1eeed2542f6f023d85e161b8b7e8048b9d","submitter":{"id":80737,"url":"http://patchwork.ozlabs.org/api/people/80737/?format=json","name":"Patrick DELAUNAY","email":"patrick.delaunay@foss.st.com"},"delegate":{"id":70413,"url":"http://patchwork.ozlabs.org/api/users/70413/?format=json","username":"pchotard","first_name":"Patrice","last_name":"Chotard","email":"patrice.chotard@st.com"},"mbox":"http://patchwork.ozlabs.org/project/uboot/patch/20220519175614.v2.2.I98b0b23318f39ef6411b8f96c05f5b11b4cf5de7@changeid/mbox/","series":[{"id":301147,"url":"http://patchwork.ozlabs.org/api/series/301147/?format=json","web_url":"http://patchwork.ozlabs.org/project/uboot/list/?series=301147","date":"2022-05-19T15:56:46","name":"stm32mp: prepare RCC support for STM32MP13","version":2,"mbox":"http://patchwork.ozlabs.org/series/301147/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/patches/1633403/comments/","check":"pending","checks":"http://patchwork.ozlabs.org/api/patches/1633403/checks/","tags":{},"related":[],"headers":{"Return-Path":"<u-boot-bounces@lists.denx.de>","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@bilbo.ozlabs.org","Authentication-Results":["bilbo.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=foss.st.com header.i=@foss.st.com header.a=rsa-sha256\n header.s=selector1 header.b=xpe5elB1;\n\tdkim-atps=neutral","ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=lists.denx.de\n (client-ip=85.214.62.61; helo=phobos.denx.de;\n envelope-from=u-boot-bounces@lists.denx.de; receiver=<UNKNOWN>)","phobos.denx.de;\n dmarc=pass (p=none dis=none) header.from=foss.st.com","phobos.denx.de;\n spf=pass smtp.mailfrom=u-boot-bounces@lists.denx.de","phobos.denx.de;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=foss.st.com header.i=@foss.st.com header.b=\"xpe5elB1\";\n\tdkim-atps=neutral","phobos.denx.de;\n dmarc=pass (p=none dis=none) header.from=foss.st.com","phobos.denx.de; spf=pass\n smtp.mailfrom=prvs=1138dbf158=patrick.delaunay@foss.st.com"],"Received":["from phobos.denx.de (phobos.denx.de [85.214.62.61])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest\n SHA256)\n\t(No client certificate requested)\n\tby bilbo.ozlabs.org (Postfix) with ESMTPS id 4L3vd22XHgz9srX\n\tfor <incoming@patchwork.ozlabs.org>; Fri, 20 May 2022 01:57:26 +1000 (AEST)","from h2850616.stratoserver.net (localhost [IPv6:::1])\n\tby phobos.denx.de (Postfix) with ESMTP id 19DFB83DE4;\n\tThu, 19 May 2022 17:57:18 +0200 (CEST)","by phobos.denx.de (Postfix, from userid 109)\n id 7CBB683DE4; Thu, 19 May 2022 17:57:15 +0200 (CEST)","from mx07-00178001.pphosted.com (mx08-00178001.pphosted.com\n [91.207.212.93])\n (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n (No client certificate requested)\n by phobos.denx.de (Postfix) with ESMTPS id 7AEED839CC\n for <u-boot@lists.denx.de>; Thu, 19 May 2022 17:57:11 +0200 (CEST)","from pps.filterd (m0046660.ppops.net [127.0.0.1])\n by mx07-00178001.pphosted.com (8.17.1.5/8.17.1.5) with ESMTP id\n 24JC5I81024847;\n Thu, 19 May 2022 17:57:11 +0200","from beta.dmz-eu.st.com (beta.dmz-eu.st.com [164.129.1.35])\n by mx07-00178001.pphosted.com (PPS) with ESMTPS id 3g21j9apba-1\n (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT);\n Thu, 19 May 2022 17:57:10 +0200","from euls16034.sgp.st.com (euls16034.sgp.st.com [10.75.44.20])\n by beta.dmz-eu.st.com (STMicroelectronics) with ESMTP id 54F2E100039;\n Thu, 19 May 2022 17:57:10 +0200 (CEST)","from Webmail-eu.st.com (eqndag1node6.st.com [10.75.129.135])\n by euls16034.sgp.st.com (STMicroelectronics) with ESMTP id 39AFB22D173;\n Thu, 19 May 2022 17:57:10 +0200 (CEST)","from localhost (10.75.127.51) by EQNDAG1NODE6.st.com (10.75.129.135)\n with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256) id 15.1.2308.20; Thu, 19 May\n 2022 17:56:54 +0200"],"X-Spam-Checker-Version":"SpamAssassin 3.4.2 (2018-09-13) on phobos.denx.de","X-Spam-Level":"","X-Spam-Status":"No, score=-2.0 required=5.0 tests=BAYES_00,DKIM_SIGNED,\n DKIM_VALID,DKIM_VALID_AU,SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE\n autolearn=ham autolearn_force=no version=3.4.2","DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed; d=foss.st.com;\n h=from : to : cc :\n subject : date : message-id : in-reply-to : references : mime-version :\n content-transfer-encoding : content-type; s=selector1;\n bh=qkA5v5q8XaYOPSok/X/Z+IFYbtJUKhqs0LInT6vrChM=;\n b=xpe5elB1TFF0/gjSMMnn88AyJB7GmSFu5uSfV7wv2LbN4d4nO98EVuYcldVtcxD2PJnk\n bHbZE0XlDbcarAbyYQsWmWRCyv85rP0Tj6Ooq8zzQL9mCZ3iFatZ3zFPpXESGT1pz4jV\n yn9c5rJxCDmyf/3610/1h/bPG1YnzWJk9g/v1XEkEDWqmhiwc/z4iPFs2ANZuofZ9Y7v\n 6FGOHCMrGi2X95WfzCxz/GS1EeJsgWtOKIP+QyY08xC3nta0jbiTU1u07ukf7TvLgQeN\n aCd6EmWlbmBc7LUbD2d3pDTXcxvJ8GmsNo5ld+PuDgcfYW1La/OxuDsnnm7zIdXn3ktE Uw==","From":"Patrick Delaunay <patrick.delaunay@foss.st.com>","To":"<u-boot@lists.denx.de>","CC":"Gabriel FERNANDEZ <gabriel.fernandez@foss.st.com>, Patrick Delaunay\n <patrick.delaunay@foss.st.com>, Patrice Chotard\n <patrice.chotard@foss.st.com>, <uboot-stm32@st-md-mailman.stormreply.com>","Subject":"[PATCH v2 2/3] misc: stm32mp13: introduce STM32MP13 RCC driver","Date":"Thu, 19 May 2022 17:56:46 +0200","Message-ID":"\n <20220519175614.v2.2.I98b0b23318f39ef6411b8f96c05f5b11b4cf5de7@changeid>","X-Mailer":"git-send-email 2.25.1","In-Reply-To":"<20220519155647.1433652-1-patrick.delaunay@foss.st.com>","References":"<20220519155647.1433652-1-patrick.delaunay@foss.st.com>","MIME-Version":"1.0","Content-Transfer-Encoding":"8bit","Content-Type":"text/plain","X-Originating-IP":"[10.75.127.51]","X-ClientProxiedBy":"SFHDAG2NODE3.st.com (10.75.127.6) To EQNDAG1NODE6.st.com\n (10.75.129.135)","X-Proofpoint-Virus-Version":"vendor=baseguard\n engine=ICAP:2.0.205,Aquarius:18.0.874,Hydra:6.0.486,FMLib:17.11.64.514\n definitions=2022-05-19_05,2022-05-19_03,2022-02-23_01","X-BeenThere":"u-boot@lists.denx.de","X-Mailman-Version":"2.1.39","Precedence":"list","List-Id":"U-Boot discussion <u-boot.lists.denx.de>","List-Unsubscribe":"<https://lists.denx.de/options/u-boot>,\n <mailto:u-boot-request@lists.denx.de?subject=unsubscribe>","List-Archive":"<https://lists.denx.de/pipermail/u-boot/>","List-Post":"<mailto:u-boot@lists.denx.de>","List-Help":"<mailto:u-boot-request@lists.denx.de?subject=help>","List-Subscribe":"<https://lists.denx.de/listinfo/u-boot>,\n <mailto:u-boot-request@lists.denx.de?subject=subscribe>","Errors-To":"u-boot-bounces@lists.denx.de","Sender":"\"U-Boot\" <u-boot-bounces@lists.denx.de>","X-Virus-Scanned":"clamav-milter 0.103.5 at phobos.denx.de","X-Virus-Status":"Clean"},"content":"Add the MISC RCC driver for STM32MP13, and bind it to the RCC reset\ndriver, required for initial support.\n\nSigned-off-by: Patrick Delaunay <patrick.delaunay@foss.st.com>\n---\n\n(no changes since v1)\n\n drivers/misc/stm32_rcc.c | 6 ++++++\n 1 file changed, 6 insertions(+)","diff":"diff --git a/drivers/misc/stm32_rcc.c b/drivers/misc/stm32_rcc.c\nindex f14d6e26d9..b816503bfa 100644\n--- a/drivers/misc/stm32_rcc.c\n+++ b/drivers/misc/stm32_rcc.c\n@@ -39,6 +39,11 @@ struct stm32_rcc_clk stm32_rcc_clk_mp1 = {\n \t.soc = STM32MP1,\n };\n \n+struct stm32_rcc_clk stm32_rcc_clk_mp13 = {\n+\t.drv_name = \"stm32mp13_clk\",\n+\t.soc = STM32MP1,\n+};\n+\n static int stm32_rcc_bind(struct udevice *dev)\n {\n \tstruct udevice *child;\n@@ -79,6 +84,7 @@ static const struct udevice_id stm32_rcc_ids[] = {\n \t{.compatible = \"st,stm32f746-rcc\", .data = (ulong)&stm32_rcc_clk_f7 },\n \t{.compatible = \"st,stm32h743-rcc\", .data = (ulong)&stm32_rcc_clk_h7 },\n \t{.compatible = \"st,stm32mp1-rcc\", .data = (ulong)&stm32_rcc_clk_mp1 },\n+\t{.compatible = \"st,stm32mp13-rcc\", .data = (ulong)&stm32_rcc_clk_mp13 },\n \t{ }\n };\n \n","prefixes":["v2","2/3"]}