{"id":816429,"url":"http://patchwork.ozlabs.org/api/covers/816429/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/cover/20170920194934.23071-1-f4bug@amsat.org/","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"msgid":"<20170920194934.23071-1-f4bug@amsat.org>","list_archive_url":null,"date":"2017-09-20T19:49:28","name":"[v4,0/6] QOMify MIPS cpu","submitter":{"id":70924,"url":"http://patchwork.ozlabs.org/api/people/70924/?format=json","name":"Philippe Mathieu-Daudé","email":"f4bug@amsat.org"},"mbox":"http://patchwork.ozlabs.org/project/qemu-devel/cover/20170920194934.23071-1-f4bug@amsat.org/mbox/","series":[{"id":4216,"url":"http://patchwork.ozlabs.org/api/series/4216/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/list/?series=4216","date":"2017-09-20T19:49:28","name":"QOMify MIPS cpu","version":4,"mbox":"http://patchwork.ozlabs.org/series/4216/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/covers/816429/comments/","headers":{"Return-Path":"","X-Original-To":"incoming@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming@bilbo.ozlabs.org","Authentication-Results":["ozlabs.org;\n\tspf=pass (mailfrom) smtp.mailfrom=nongnu.org\n\t(client-ip=2001:4830:134:3::11; helo=lists.gnu.org;\n\tenvelope-from=qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org;\n\treceiver=)","ozlabs.org;\n\tdkim=fail reason=\"signature verification failed\" (2048-bit key;\n\tunprotected) header.d=gmail.com header.i=@gmail.com\n\theader.b=\"eE6c267h\"; dkim-atps=neutral"],"Received":["from lists.gnu.org (lists.gnu.org [IPv6:2001:4830:134:3::11])\n\t(using TLSv1 with cipher AES256-SHA (256/256 bits))\n\t(No client certificate requested)\n\tby ozlabs.org (Postfix) with ESMTPS id 3xy9Mc6fB4z9sNr\n\tfor ;\n\tThu, 21 Sep 2017 05:50:36 +1000 (AEST)","from localhost ([::1]:50381 helo=lists.gnu.org)\n\tby lists.gnu.org with esmtp (Exim 4.71) (envelope-from\n\t)\n\tid 1dul10-0004C9-QJ\n\tfor incoming@patchwork.ozlabs.org; Wed, 20 Sep 2017 15:50:34 -0400","from eggs.gnu.org ([2001:4830:134:3::10]:37664)\n\tby lists.gnu.org with esmtp (Exim 4.71)\n\t(envelope-from )\n\tid 1dul0G-0004Ad-TC\n\tfor qemu-devel@nongnu.org; Wed, 20 Sep 2017 15:49:49 -0400","from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)\n\t(envelope-from )\n\tid 1dul0B-0007oe-Uu\n\tfor qemu-devel@nongnu.org; Wed, 20 Sep 2017 15:49:48 -0400","from mail-qt0-x243.google.com ([2607:f8b0:400d:c0d::243]:33012)\n\tby eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)\n\t(Exim 4.71) (envelope-from )\n\tid 1dul0B-0007oK-Q9\n\tfor qemu-devel@nongnu.org; Wed, 20 Sep 2017 15:49:43 -0400","by mail-qt0-x243.google.com with SMTP id b1so2428434qtc.0\n\tfor ; Wed, 20 Sep 2017 12:49:43 -0700 (PDT)","from yoga.offpageads.com ([181.93.89.178])\n\tby smtp.gmail.com with ESMTPSA id\n\ti84sm1952792qkh.17.2017.09.20.12.49.39\n\t(version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128);\n\tWed, 20 Sep 2017 12:49:42 -0700 (PDT)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025;\n\th=sender:from:to:cc:subject:date:message-id:mime-version\n\t:content-transfer-encoding;\n\tbh=lDUNh9oXAAYaqYiuwVQsALVa1+dVfwbR1Uk0rXf4iaI=;\n\tb=eE6c267hDtgam8W+eEaFbkJYc7bQ17hBYy5t3rhizKHB0DyHf/+pnA0IXqLvio8ROS\n\tOQ1r2R315uavB9RZUepduKaYNqAplqb6ML4w4FQCwx6mBHtl/mXzzt/9izK6V3vEkGuv\n\tqRAvhzLJEb9vo4MorMPW/TvhLham1wKn8zHGKrmaUC+NlulVocqgx+QCMe1q8fb34nMW\n\tXcIXnaDZ4T1idECDMRuH4rG7TZK6JxSMsNTNK16b+w/z+5EjKGtxqO0ZCJKAu84hu+Un\n\tlN9abZtb2yPc+ysdjHvTi8XJJw/r8fccviZ1q505LBMRvMPMWtpfNxjkMUZklh+zOptl\n\tJtNg==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n\td=1e100.net; s=20161025;\n\th=x-gm-message-state:sender:from:to:cc:subject:date:message-id\n\t:mime-version:content-transfer-encoding;\n\tbh=lDUNh9oXAAYaqYiuwVQsALVa1+dVfwbR1Uk0rXf4iaI=;\n\tb=HJ6R9FBmapMdM0W8aWmYt0SGTrYg1dI1hiS+Ng+8xJN2aYLzEQAca8yAbjE6b2G/E6\n\t7LHh2bc2lY1Y/J3VL/vPi2b4RVcvgYxRQv4WfASdrM01wHKjZUKSU06vLcTpXLRU1/e5\n\t7fWzbp9FOrUdZ9PwNrn6acNPFuBH+gF/9mDVXWIC4YiLvbyl/kGNuSP1tbCAM5D+QwXx\n\tQFInPOP1zB5C0q91FRvMux+PMz+l695ke2tfmU2kYP/QKkqa0Ad6/MS25J+EVp6dVq0Z\n\ttYShuHGsYgfC3MuJWZz1e9Bh8I1qlBalJv3Ey6qhiFpa0AOlGPNab5uOFgpgX1GBtrzi\n\tnJdA==","X-Gm-Message-State":"AHPjjUjYDVa+hCsPm5wiRhHTS0T6l+9AOO11ObEajGJz0i5uNe8em2p4\n\tdS49nqTZAiAhvuZzzdkRa+A=","X-Google-Smtp-Source":"AOwi7QCsePHNJmT2PuSoYJYX9cNZl84FwrDo8dUwV7QX0jwZO1MX5/oV8SxlIslS6+hzmgz/tItigw==","X-Received":"by 10.237.32.76 with SMTP id 70mr1406247qta.191.1505936983170;\n\tWed, 20 Sep 2017 12:49:43 -0700 (PDT)","From":"=?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= ","To":"Igor Mammedov ,\n\tEduardo Habkost , \n\tAurelien Jarno ,\n\tYongbok Kim ,\n\tMarcel Apfelbaum ","Date":"Wed, 20 Sep 2017 16:49:28 -0300","Message-Id":"<20170920194934.23071-1-f4bug@amsat.org>","X-Mailer":"git-send-email 2.14.1","MIME-Version":"1.0","Content-Type":"text/plain; charset=UTF-8","Content-Transfer-Encoding":"8bit","X-detected-operating-system":"by eggs.gnu.org: Genre and OS details not\n\trecognized.","X-Received-From":"2607:f8b0:400d:c0d::243","Subject":"[Qemu-devel] [PATCH v4 0/6] QOMify MIPS cpu","X-BeenThere":"qemu-devel@nongnu.org","X-Mailman-Version":"2.1.21","Precedence":"list","List-Id":"","List-Unsubscribe":",\n\t","List-Archive":"","List-Post":"","List-Help":"","List-Subscribe":",\n\t","Cc":"Thomas Huth , James Hogan ,\n\t=?utf-8?q?Herv=C3=A9_Poussineau?= ,\n\t=?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= ,\n\tqemu-devel@nongnu.org","Errors-To":"qemu-devel-bounces+incoming=patchwork.ozlabs.org@nongnu.org","Sender":"\"Qemu-devel\"\n\t"},"content":"Hi,\n\nThis series is based on Igor's \"complete cpu QOMification\" [1] but only modify\nthe MIPS part. Igor posted an updated series [2].\n\nYongbok: this series is now ready to apply to your MIPS tree :)\n\nRegards,\n\nPhil.\n\n[1]: http://lists.nongnu.org/archive/html/qemu-devel/2017-07/msg04414.html\n[2]: http://lists.nongnu.org/archive/html/qemu-devel/2017-08/msg03364.html\n\nv4:\n- rebased after \"generalize parsing of cpu_model (x86/arm)\" merge\n\nv3:\n- added Eduardo Habkost Acked-by and Reviewed-by\n- put Eduardo patch 4 review comment in commit message\n- address Eduardo's patch 5 review (use correct type, unnecessary null check)\n- drop patch 7 in favor of a \"generic mechanism to list CPU models using the\n QOM hierarchy\"\n\nv2: \n- added Igor and James Tested-by\n- squashed \"!fixup mips: now than MIPSCPU is QOMified, mark it abstract\"\n\nPS: code movement somehow triggers a \"binary vs unary operators\" confusion\n in checkpatch: \"ERROR: space prohibited after that '&' (ctx:WxW)\"\n\nIgor Mammedov (2):\n mips: MIPSCPU model subclasses\n mips: replace cpu_mips_init() with cpu_generic_init()\n\nPhilippe Mathieu-Daudé (4):\n mips: move hw/mips/cputimer.c to target/mips/\n mips: introduce internal.h and cleanup cpu.h\n mips: split cpu_mips_realize_env() out of cpu_mips_init()\n mips: call cpu_mips_realize_env() from mips_cpu_realizefn()\n\n target/mips/cpu-qom.h | 1 +\n target/mips/cpu.h | 357 +---------------------\n target/mips/internal.h | 422 ++++++++++++++++++++++++++\n hw/mips/cps.c | 2 +-\n hw/mips/mips_fulong2e.c | 2 +-\n hw/mips/mips_jazz.c | 2 +-\n hw/mips/mips_malta.c | 2 +-\n hw/mips/mips_mipssim.c | 2 +-\n hw/mips/mips_r4k.c | 2 +-\n hw/mips/cputimer.c => target/mips/cp0_timer.c | 2 +-\n target/mips/cpu.c | 54 +++-\n target/mips/gdbstub.c | 1 +\n target/mips/helper.c | 1 +\n target/mips/kvm.c | 1 +\n target/mips/machine.c | 1 +\n target/mips/msa_helper.c | 1 +\n target/mips/op_helper.c | 1 +\n target/mips/translate.c | 23 +-\n target/mips/translate_init.c | 58 +---\n hw/mips/Makefile.objs | 2 +-\n target/mips/Makefile.objs | 2 +-\n 21 files changed, 500 insertions(+), 439 deletions(-)\n create mode 100644 target/mips/internal.h\n rename hw/mips/cputimer.c => target/mips/cp0_timer.c (99%)"}