{"id":815234,"url":"http://patchwork.ozlabs.org/api/covers/815234/?format=json","web_url":"http://patchwork.ozlabs.org/project/devicetree-bindings/cover/20170919010000.32072-1-opendmb@gmail.com/","project":{"id":37,"url":"http://patchwork.ozlabs.org/api/projects/37/?format=json","name":"Devicetree Bindings","link_name":"devicetree-bindings","list_id":"devicetree.vger.kernel.org","list_email":"devicetree@vger.kernel.org","web_url":"","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"msgid":"<20170919010000.32072-1-opendmb@gmail.com>","list_archive_url":null,"date":"2017-09-19T00:59:57","name":"[v4,0/3] Add support for BCM7271 style interrupt controller","submitter":{"id":71144,"url":"http://patchwork.ozlabs.org/api/people/71144/?format=json","name":"Doug Berger","email":"opendmb@gmail.com"},"mbox":"http://patchwork.ozlabs.org/project/devicetree-bindings/cover/20170919010000.32072-1-opendmb@gmail.com/mbox/","series":[{"id":3762,"url":"http://patchwork.ozlabs.org/api/series/3762/?format=json","web_url":"http://patchwork.ozlabs.org/project/devicetree-bindings/list/?series=3762","date":"2017-09-19T00:59:57","name":"Add support for BCM7271 style interrupt controller","version":4,"mbox":"http://patchwork.ozlabs.org/series/3762/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/covers/815234/comments/","headers":{"Return-Path":"","X-Original-To":"incoming-dt@patchwork.ozlabs.org","Delivered-To":"patchwork-incoming-dt@bilbo.ozlabs.org","Authentication-Results":["ozlabs.org;\n\tspf=none (mailfrom) smtp.mailfrom=vger.kernel.org\n\t(client-ip=209.132.180.67; helo=vger.kernel.org;\n\tenvelope-from=devicetree-owner@vger.kernel.org; receiver=)","ozlabs.org;\n\tdkim=fail reason=\"signature verification failed\" (2048-bit key;\n\tunprotected) header.d=gmail.com header.i=@gmail.com\n\theader.b=\"GAWoC9Hj\"; dkim-atps=neutral"],"Received":["from vger.kernel.org (vger.kernel.org [209.132.180.67])\n\tby ozlabs.org (Postfix) with ESMTP id 3xx4Kw3mjHz9s7B\n\tfor ;\n\tTue, 19 Sep 2017 11:00:20 +1000 (AEST)","(majordomo@vger.kernel.org) by vger.kernel.org via listexpand\n\tid S1751390AbdISBAS (ORCPT\n\t);\n\tMon, 18 Sep 2017 21:00:18 -0400","from mail-qt0-f195.google.com ([209.85.216.195]:34894 \"EHLO\n\tmail-qt0-f195.google.com\" rhost-flags-OK-OK-OK-OK) by vger.kernel.org\n\twith ESMTP id S1751300AbdISBAS (ORCPT\n\t); Mon, 18 Sep 2017 21:00:18 -0400","by mail-qt0-f195.google.com with SMTP id l25so1437385qtf.2;\n\tMon, 18 Sep 2017 18:00:17 -0700 (PDT)","from stb-bld-02.irv.broadcom.com ([192.19.255.250])\n\tby smtp.gmail.com with ESMTPSA id\n\tx39sm6113273qtc.93.2017.09.18.18.00.14\n\t(version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128);\n\tMon, 18 Sep 2017 18:00:16 -0700 (PDT)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025;\n\th=from:to:cc:subject:date:message-id;\n\tbh=CpC7g0CclT8mwnuiOWDHAN5ovNQTTbHi0jhb/xfjshw=;\n\tb=GAWoC9HjW6OkR5QPAfdUt9KHGQFoUdoWuv+n5Au78iFLrxOw18trTsdxN45E5cBpuQ\n\tzbJlDb1Ldln0ffERIEPpOfrVIukwrRixbHd9XPofAzLuewzFTxyVbbKNosGZQIKGL16U\n\t20tKrQuJ0ZC2jk6Vb/H5YfQ3Wci7UdxBm9/iyP55Y6Ww5XcHZEHATSJxqDhpb3ZdcOYx\n\tVZQSyUHY0p+xB+AjCT6zblmMqemqvxzyRXFKth3OeTsK/oksmxeILOnC6rAouIqZ98UX\n\t9lcKdq/quknfBahb23X4SSfvV+9scPWDZlWbPCl3OSZ7ze9eoSXcPxkDw1yL2KNu3xYk\n\tqMPQ==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n\td=1e100.net; s=20161025;\n\th=x-gm-message-state:from:to:cc:subject:date:message-id;\n\tbh=CpC7g0CclT8mwnuiOWDHAN5ovNQTTbHi0jhb/xfjshw=;\n\tb=gzej/G4spQAP89O8FVRJ9o3uBEVN45mlzpmSVm19HSyKHMOP/m5k2iTKI0AsyU38F6\n\tKa/FsutGL0XBucZ21fKAf+fTvBUVC91ydxiuE3FArLp9twgBe9MeuaeaPsHUfJ4S5uBy\n\taq2kTo4ZrIQeEoLRFul1nmPgeqiIyIZT5D8/alTVxewlH/NkBzcos7KDUJUw2B70PKyb\n\tVDEPeJ8xUKP4ZcfW7D1hkoWhAoeAMwtFqnwG9HjCEPH2QiS/v77IQWj0N+qW8oWuQQey\n\t95VWnGc+prG5QpbewQjGMemud31JaYTcgxbPZucH3XPTNiqjbOWB7OP1EA9oe1u++SUm\n\tEsmg==","X-Gm-Message-State":"AHPjjUg2Mr0NYkOg33ckqEbytb4wUvW6tnEThhgZVPHh88paarDxX51P\n\tu1VI9Mi5juHLIw==","X-Google-Smtp-Source":"AOwi7QC3RQJuO7w7i0FprrrlpD1AXudUTrBb/bsSKA6eFlG2xzU4XpgAJLMXey5BcYzkWZNXHK9l/Q==","X-Received":"by 10.200.35.21 with SMTP id a21mr44883807qta.215.1505782817204; \n\tMon, 18 Sep 2017 18:00:17 -0700 (PDT)","From":"Doug Berger ","To":"Thomas Gleixner ","Cc":"Doug Berger , Jason Cooper ,\n\tMarc Zyngier , Rob Herring ,\n\tMark Rutland ,\n\tKevin Cernekee , \n\tFlorian Fainelli ,\n\tBrian Norris ,\n\tGregory Fong ,\n\tbcm-kernel-feedback-list@broadcom.com,\n\tMarc Gonzalez ,\n\tMans Rullgard , Mason ,\n\tBartosz Golaszewski , Sebastian Frias , \n\tBoris Brezillon ,\n\tlinux-kernel@vger.kernel.org, devicetree@vger.kernel.org,\n\tlinux-mips@linux-mips.org, linux-arm-kernel@lists.infradead.org","Subject":"[PATCH v4 0/3] Add support for BCM7271 style interrupt controller","Date":"Mon, 18 Sep 2017 17:59:57 -0700","Message-Id":"<20170919010000.32072-1-opendmb@gmail.com>","X-Mailer":"git-send-email 2.14.1","Sender":"devicetree-owner@vger.kernel.org","Precedence":"bulk","List-ID":"","X-Mailing-List":"devicetree@vger.kernel.org"},"content":"This patch set extends the functionality of the irq-brcmstb-l2 interrupt\ncontroller driver to cover a hardware variant first introduced in the\nBCM7271 SoC. The main difference between this variant and the block\nfound in earlier brcmstb SoCs is that this variant only supports level\nsensitive interrupts and therefore does not latch the interrupt state\nbased on edges. Since there is no longer a need to ack interrupts with\na register write to clear the latch the register map has been changed.\n\nTherefore the change to add support for the new hardware block is to\nabstract the register accesses to accommodate different maps and to\nidentify the block with a new device-tree compatible string.\n\nI also took the opportunity to make some small efficiency enhancements\nto the driver. One of these was to make use of the slightly more\nefficient irq_mask_ack method. However, I discovered that the defined\nirq_gc_mask_disable_reg_and_ack() generic irq function was insufficient\nfor my needs. Previous submissions offered candidate solutions to\naddress my needs within the generic irqchip library, but since those\nsubmissions appear to have stalled I am submitting this version that\nincludes the function in the driver to prevent controversy and allow\nthe new functionality to be included. \n\nChanges in v4:\n\n- The first three commits were removed from the patch set to remove any\n dependencies on changing the generic irqchip or irqchip-tango imple-\n mentations. If there is a will to make those changes in the future\n they can be applied at that time, but they needn't hold up the accept-\n ance of this patch set.\n \nChanges in v3:\n\n- I did not submit a v3 patch set, but Marc Gonzalez included a PATCH v3\n in a response to the v2 patch so I am skipping ahead to v4 to avoid\n confusion.\n \nChanges in v2:\n\n- removed unused permutations of irq_mask_ack methods\n- added Reviewed-by and Acked-by responses from first submission\n\nDoug Berger (3):\n irqchip: brcmstb-l2: Remove some processing from the handler\n irqchip: brcmstb-l2: Abstract register accesses\n irqchip: brcmstb-l2: Add support for the BCM7271 L2 controller\n\n .../bindings/interrupt-controller/brcm,l2-intc.txt | 3 +-\n drivers/irqchip/irq-brcmstb-l2.c | 171 +++++++++++++++------\n 2 files changed, 126 insertions(+), 48 deletions(-)"}