{"id":2215553,"url":"http://patchwork.ozlabs.org/api/covers/2215553/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-tegra/cover/20260324191000.1095768-1-mmaddireddy@nvidia.com/","project":{"id":21,"url":"http://patchwork.ozlabs.org/api/projects/21/?format=json","name":"Linux Tegra Development","link_name":"linux-tegra","list_id":"linux-tegra.vger.kernel.org","list_email":"linux-tegra@vger.kernel.org","web_url":null,"scm_url":null,"webscm_url":null,"list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"msgid":"<20260324191000.1095768-1-mmaddireddy@nvidia.com>","list_archive_url":null,"date":"2026-03-24T19:09:51","name":"[v8,0/9] Enhancements to pcie-tegra194 driver","submitter":{"id":72399,"url":"http://patchwork.ozlabs.org/api/people/72399/?format=json","name":"Manikanta Maddireddy","email":"mmaddireddy@nvidia.com"},"mbox":"http://patchwork.ozlabs.org/project/linux-tegra/cover/20260324191000.1095768-1-mmaddireddy@nvidia.com/mbox/","series":[{"id":497332,"url":"http://patchwork.ozlabs.org/api/series/497332/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-tegra/list/?series=497332","date":"2026-03-24T19:09:52","name":"Enhancements to pcie-tegra194 driver","version":8,"mbox":"http://patchwork.ozlabs.org/series/497332/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/covers/2215553/comments/","headers":{"Return-Path":"\n ","X-Original-To":["incoming@patchwork.ozlabs.org","linux-tegra@vger.kernel.org"],"Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=Nvidia.com header.i=@Nvidia.com header.a=rsa-sha256\n header.s=selector2 header.b=a5JN1KHY;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=172.234.253.10; helo=sea.lore.kernel.org;\n envelope-from=linux-tegra+bounces-13152-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)","smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com\n header.b=\"a5JN1KHY\"","smtp.subspace.kernel.org;\n arc=fail smtp.client-ip=52.101.52.1","smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com","smtp.subspace.kernel.org;\n spf=fail smtp.mailfrom=nvidia.com"],"Received":["from sea.lore.kernel.org (sea.lore.kernel.org [172.234.253.10])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange x25519)\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4fgKYM0m6kz1y1g\n\tfor ; Wed, 25 Mar 2026 06:17:27 +1100 (AEDT)","from smtp.subspace.kernel.org (conduit.subspace.kernel.org\n [100.90.174.1])\n\tby sea.lore.kernel.org (Postfix) with ESMTP id 73AEC316BE99\n\tfor ; Tue, 24 Mar 2026 19:10:54 +0000 (UTC)","from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id F04B63BC669;\n\tTue, 24 Mar 2026 19:10:53 +0000 (UTC)","from BL2PR02CU003.outbound.protection.outlook.com\n (mail-eastusazon11011001.outbound.protection.outlook.com [52.101.52.1])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id CFFB93B8D5C;\n\tTue, 24 Mar 2026 19:10:48 +0000 (UTC)","from DSSP220CA0014.NAMP220.PROD.OUTLOOK.COM (2603:10b6:8:3d3::7) by\n BY5PR12MB4289.namprd12.prod.outlook.com (2603:10b6:a03:204::14) with\n Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9745.20; Tue, 24 Mar\n 2026 19:10:44 +0000","from DS2PEPF00003446.namprd04.prod.outlook.com\n (2603:10b6:8:3d3:cafe::f2) by DSSP220CA0014.outlook.office365.com\n (2603:10b6:8:3d3::7) with Microsoft SMTP Server (version=TLS1_3,\n cipher=TLS_AES_256_GCM_SHA384) id 15.20.9723.31 via Frontend Transport; Tue,\n 24 Mar 2026 19:10:44 +0000","from mail.nvidia.com (216.228.117.160) by\n DS2PEPF00003446.mail.protection.outlook.com (10.167.17.73) with Microsoft\n SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.20.9723.19 via Frontend Transport; Tue, 24 Mar 2026 19:10:44 +0000","from rnnvmail201.nvidia.com (10.129.68.8) by mail.nvidia.com\n (10.129.200.66) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.20; Tue, 24 Mar\n 2026 12:10:21 -0700","from mmaddireddy-ubuntu.nvidia.com (10.126.230.35) by\n rnnvmail201.nvidia.com (10.129.68.8) with Microsoft SMTP Server\n (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.2.2562.20; Tue, 24 Mar 2026 12:10:15 -0700"],"ARC-Seal":["i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1774379452; cv=fail;\n b=Q7o7J07OrgJtSyhSnBKFw4Shd9HU8aRe5lXadeBTeoGSknmmDZeZyfs9I93NY9ioDwiKiHnur+g6eTZBSqvkq+TIexVJSo8KckKr820MT80eVEiOEXvbfpa3scofgAc8KD0qrLwaplLCSCzGVPTSQ1QuHNiqrxb+IVaELDxRyh4=","i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;\n b=oeqhpkIhUbGqYoTDBfNzdsF7aNiJH6Yq/YCMCAJODQGGLzjDIyJlqBIXn/OU9WpT42CSEEqr79wRaE7wG73WnyA7CcFBxBZTxxEbXGqXR4MrNwScAw662Sh8cSHeRyuOAFSgsGVG4u1dSzTZ6FyfCAU3M6Em/wWrrLBCE6xx4V9wBOqwyxuNtxtiBRh2N68K4en4TdhCu89Jj9/ViJMSM0TK98NQ0dcRfg4UAV2v8KmtmpJstU2whp6NYs7RGp1ZYkZX/qZRb/iCBMT1KKxf3PMbwJx/kbNqw34U7ihRQlc1Lg+PFS6lSlMnS9jCqaI8FIGYMvDUC3JJ2NizmqglEQ=="],"ARC-Message-Signature":["i=2; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1774379452; c=relaxed/simple;\n\tbh=bTPvUzXaOIvxh1jPZ6eCJqeLaVwSrXhboz9g8fx+fqg=;\n\th=From:To:CC:Subject:Date:Message-ID:MIME-Version:Content-Type;\n b=q7WbLFdcYYC/BmxyEtjFcOhLBmvyhepPd6A7ClzR8f4VPizMSGI9Zp6UNxZPqTtZSMDN38O7CbFyhS1jcQNVupJ95bAdUJDQZsNd222kECqSk0yeFuF0/4lxH8CWf4vwXnEY2Vy3ZTLy4QtOEZqGJ6Ctr95+zk96fNQl+dBvTFA=","i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector10001;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=XEzRWJX1ol8yMPjNBKMn9Si0EdY6PI65k2NmkU0jRdQ=;\n b=VFEw9OvAkG6s3eqJ8NPQXwP8J6X/e5Z2J8S/JMdFwRtp8Ak+OKRVq2Orc7IyaoMH+MQ7DJhHcPqndQgmEz2K1EEcf0t0kmO2phvrhGxhHvcc7leu0r80Jn5y8YKQozDMNePJPYDqHffDOecgk8Ef05Bdv5GUEthiSmiRBJkInwu/2yBAOaU7+6vSh14bP7pPO2h1+7Dguc/IFNAcUk1FINJB5pzXGKaPXhD27g1i+LJMgWUNlO0f/AlddpkwxyvZmQ95OkzgqESMqeCUjCZ6WfDQ57FxCW5umXmet9XA6X4UKTBOjXb9ZVdpBa4kSmWMXN6GOxbT5rJJ773yTMM3JQ=="],"ARC-Authentication-Results":["i=2; smtp.subspace.kernel.org;\n dmarc=pass (p=reject dis=none) header.from=nvidia.com;\n spf=fail smtp.mailfrom=nvidia.com;\n dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com\n header.b=a5JN1KHY; arc=fail smtp.client-ip=52.101.52.1","i=1; mx.microsoft.com 1; spf=pass (sender ip is\n 216.228.117.160) smtp.rcpttodomain=google.com smtp.mailfrom=nvidia.com;\n dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com;\n dkim=none (message not signed); arc=none (0)"],"DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;\n s=selector2;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=XEzRWJX1ol8yMPjNBKMn9Si0EdY6PI65k2NmkU0jRdQ=;\n b=a5JN1KHYETPZ1NqITmgtdAGUofLO27Km/smXH+em835vOMs/+SuWb1svaQMyPLS5ZN2KFOMiBwCOqZ9h3kzLE/4qeTT30FVx64VGROPRl6Mzvs8f08Lzllv6slplX+5K0GHx1RTeW4IFj5/7UzEhqO1qSOmQqjzljro60peSiaaAYY7umJCfLobrz625bkNSeLASO/er4xTq2c3MyG6srvXfX8v7bCZILt3zUkstPimST8ddnO04nzsOroflj+CSf8C7Zasdl78Sk8SxSr4gK7tsuLth7ts1o6dugyuFwqBUZ9VWhJd2OvVnC+eHY36ApcJuL9vFkqp5LrNOpKtvAQ==","X-MS-Exchange-Authentication-Results":"spf=pass (sender IP is 216.228.117.160)\n smtp.mailfrom=nvidia.com; dkim=none (message not signed)\n header.d=none;dmarc=pass action=none header.from=nvidia.com;","Received-SPF":"Pass (protection.outlook.com: domain of nvidia.com designates\n 216.228.117.160 as permitted sender) receiver=protection.outlook.com;\n client-ip=216.228.117.160; helo=mail.nvidia.com; pr=C","From":"Manikanta Maddireddy ","To":", , ,\n\t, , ,\n\t, , ,\n\t, , ,\n\t, , ,\n\t, , ,\n\t<18255117159@163.com>","CC":", ,\n\t, Manikanta Maddireddy ","Subject":"[PATCH v8 0/9] Enhancements to pcie-tegra194 driver","Date":"Wed, 25 Mar 2026 00:39:51 +0530","Message-ID":"<20260324191000.1095768-1-mmaddireddy@nvidia.com>","X-Mailer":"git-send-email 2.34.1","Precedence":"bulk","X-Mailing-List":"linux-tegra@vger.kernel.org","List-Id":"","List-Subscribe":"","List-Unsubscribe":"","MIME-Version":"1.0","X-NVConfidentiality":"public","Content-Transfer-Encoding":"8bit","Content-Type":"text/plain","X-ClientProxiedBy":"rnnvmail201.nvidia.com (10.129.68.8) To\n rnnvmail201.nvidia.com (10.129.68.8)","X-EOPAttributedMessage":"0","X-MS-PublicTrafficType":"Email","X-MS-TrafficTypeDiagnostic":"DS2PEPF00003446:EE_|BY5PR12MB4289:EE_","X-MS-Office365-Filtering-Correlation-Id":"bf70a471-aa28-4e85-fcc1-08de89d90c6c","X-MS-Exchange-SenderADCheck":"1","X-MS-Exchange-AntiSpam-Relay":"0","X-Microsoft-Antispam":"\n\tBCL:0;ARA:13230040|7416014|1800799024|36860700016|376014|82310400026|921020|18002099003|56012099003;","X-Microsoft-Antispam-Message-Info":"\n\tUTh6ZAwMrhQMK98HCnJPQ64b5TFwETXONPmwPBE/0VSMoBnznxUfK1IM87Z///WOEmKgxSAznLWvSG55uUjagYp+GPLeP9D33ba29ZLlSEtiSGD6FtkFw4Wqg75if1zTStFHRsP5S/zha1BZkG41vq6nBBTsIyB4G008BellI84MOxnVqr7Au9Ll8swh9/qTNYjkz+USAGIkzVpdilrqz5dKboCC7mWGC5Qnpt2vaChzRdZ+92IuFt4+RLFlKKDxeit8/hspHsndOUvutb6AoskTLaTgrc0FZbkHi/G5eC9E/l/gvVUnXW+0EolufIeM3CEQgC7OY1pS/+zgcHmhuOc4rYUavUW/Uk62+0awgunCHJ0I0bFjxjujf1JXIJ9Zg4Ps/QLYe4CuWQG2ntt1Z7XymtMUx/7vUx2h7qRZN6aZzSzD/bSIns6C/7WCscr1dlG5XkoSL4skMi7lppZu6AIkQP4Qs4377a36WInpHNSB08CV5e/HYZB8YxwPS/tSTSdsRaooDN6l6jZvgp7qEPkSLwrwM+BBXZUyi6Jg/czXAj2t2q9BV9SkSiRJQPxEhbSs/O/gfbetcJEUhTbanOQPMHtXmaNxisxDdLU5jdoR/L6aI1P962oRYJv4vx/51+rkQlewJeDB3ImicBJ9Pmqwqn6X23vksXTzcXsYxHpRfm984o3ud1snjlucVUQ701lNfktCr2MFbCe7pCSaPD59rvIC4GDwQCYkh6Wfti20DYNndDE9CXtmvdcKxN0VcAFgvU+WQ1DdQtPmk6YoTSHD4nwtLYrws3Ax3WUK45rNYl83XM3QfNR5JrAUMTtq","X-Forefront-Antispam-Report":"\n\tCIP:216.228.117.160;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc6edge1.nvidia.com;CAT:NONE;SFS:(13230040)(7416014)(1800799024)(36860700016)(376014)(82310400026)(921020)(18002099003)(56012099003);DIR:OUT;SFP:1101;","X-MS-Exchange-AntiSpam-MessageData-ChunkCount":"1","X-MS-Exchange-AntiSpam-MessageData-0":"\n\tc+DhNNHzaeFoQh+r72We0HpJ8nrdwdiIKNoH+BMghXJdSYT72fCOw+9jFtqzcLkzecMys/AYRZPQaSQPWXxInHDTBFbdLpFDabp7/r+Qt/jrIJZ+BCF0M9f7+L0G13uAsZQoNdC6FxHmf0kNJWBqIj7DvZ1rNHCyzYGUsPSWf4+y5aaX1Ti3rnohoX5ewxuOQ2qyWCaKbtJbPa0fv94qRR+8tDgtLFzohAiZhxLH68EKpJL3UQXvlfe3J3kFDVBsRurvsk40dPgUR6UlQ1P+J+CIaBhNWUNdB1yl3G6CsP288ZrsztLwXIM85/EtQ7sWRbJf0Uvtu+d0K+E5P76a344CDYebdxQoNif5n4hvx+ilhhUFK9dohNMEpZRLdBCENl4fX3mrz1Bv6FUtAcKLngoAG7d9quIYVTjkEtTMsv0+euNooOl/Trp8rQT4+nTQ","X-OriginatorOrg":"Nvidia.com","X-MS-Exchange-CrossTenant-OriginalArrivalTime":"24 Mar 2026 19:10:44.1049\n (UTC)","X-MS-Exchange-CrossTenant-Network-Message-Id":"\n bf70a471-aa28-4e85-fcc1-08de89d90c6c","X-MS-Exchange-CrossTenant-Id":"43083d15-7273-40c1-b7db-39efd9ccc17a","X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp":"\n TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.117.160];Helo=[mail.nvidia.com]","X-MS-Exchange-CrossTenant-AuthSource":"\n\tDS2PEPF00003446.namprd04.prod.outlook.com","X-MS-Exchange-CrossTenant-AuthAs":"Anonymous","X-MS-Exchange-CrossTenant-FromEntityHeader":"HybridOnPrem","X-MS-Exchange-Transport-CrossTenantHeadersStamped":"BY5PR12MB4289"},"content":"This series[1] was originally posted by Vidya Sagar, and I have rebased\nit onto 6.19.0-rc6-next. I addressed review comments and split this into\ntwo series, one for fixes and the other is for enhancements(current).\nI verified these patches on Jetson AGX Orin(Tegra234 SoC).\n\nDisabling L1SS capability based on support-clkreq device tree property\nis moved to common DWC driver, so I reworked below patch to disable\njust L1.2 capability on Tegra234 SoC.\n - PCI: tegra194: Disable L1.2 capability of Tegra234 EP\n\nI added below new patches to tune the ASPM parameters, commit message of the\npatch has the details on the bug and fix.\n - PCI: tegra194: Use aspm-l1-entry-delay-ns DT property for L1 entrance latency\n - arm64: tegra: Add aspm-l1-entry-delay-ns to PCIe nodes\n\nI added more context in the commit message for below patch based on review\ncomment in V3.\n - PCI: tegra194: Remove IRQF_ONESHOT flag during Endpoint interrupt registration\n\nI fixed review comments in many patches which are posted in v7.\n\nManikanta Maddireddy (2):\n arm64: tegra: Add aspm-l1-entry-delay-ns to PCIe nodes\n PCI: tegra194: Use aspm-l1-entry-delay-ns DT property for L1 entrance\n latency\n\nVidya Sagar (7):\n PCI: tegra194: Drive CLKREQ# signal low explicitly\n PCI: tegra194: Calibrate pipe to UPHY for Endpoint mode\n PCI: tegra194: Remove IRQF_ONESHOT flag during Endpoint interrupt\n registration\n PCI: tegra194: Enable DMA interrupt\n PCI: tegra194: Enable hardware hot reset mode in Endpoint\n dt-bindings: PCI: tegra194: Add monitor clock support\n PCI: tegra194: Add core monitor clock support\n\n .../bindings/pci/nvidia,tegra194-pcie-ep.yaml | 6 ++-\n .../bindings/pci/nvidia,tegra194-pcie.yaml | 6 ++-\n arch/arm64/boot/dts/nvidia/tegra194.dtsi | 9 ++++\n arch/arm64/boot/dts/nvidia/tegra234.dtsi | 16 ++++++\n drivers/pci/controller/dwc/pcie-tegra194.c | 53 ++++++++++++++++++-\n 5 files changed, 87 insertions(+), 3 deletions(-)"}