{"id":2137015,"url":"http://patchwork.ozlabs.org/api/covers/2137015/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-tegra/cover/20250915080157.28195-1-clamor95@gmail.com/","project":{"id":21,"url":"http://patchwork.ozlabs.org/api/projects/21/?format=json","name":"Linux Tegra Development","link_name":"linux-tegra","list_id":"linux-tegra.vger.kernel.org","list_email":"linux-tegra@vger.kernel.org","web_url":null,"scm_url":null,"webscm_url":null,"list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"msgid":"<20250915080157.28195-1-clamor95@gmail.com>","list_archive_url":null,"date":"2025-09-15T08:01:46","name":"[v3,00/11] Tegra114: implement EMC support","submitter":{"id":84146,"url":"http://patchwork.ozlabs.org/api/people/84146/?format=json","name":"Svyatoslav Ryhel","email":"clamor95@gmail.com"},"mbox":"http://patchwork.ozlabs.org/project/linux-tegra/cover/20250915080157.28195-1-clamor95@gmail.com/mbox/","series":[{"id":473640,"url":"http://patchwork.ozlabs.org/api/series/473640/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-tegra/list/?series=473640","date":"2025-09-15T08:01:46","name":"Tegra114: implement EMC support","version":3,"mbox":"http://patchwork.ozlabs.org/series/473640/mbox/"}],"comments":"http://patchwork.ozlabs.org/api/covers/2137015/comments/","headers":{"Return-Path":"\n ","X-Original-To":["incoming@patchwork.ozlabs.org","linux-tegra@vger.kernel.org"],"Delivered-To":"patchwork-incoming@legolas.ozlabs.org","Authentication-Results":["legolas.ozlabs.org;\n\tdkim=pass (2048-bit key;\n unprotected) header.d=gmail.com header.i=@gmail.com header.a=rsa-sha256\n header.s=20230601 header.b=h8j/x4ap;\n\tdkim-atps=neutral","legolas.ozlabs.org;\n spf=pass (sender SPF authorized) smtp.mailfrom=vger.kernel.org\n (client-ip=139.178.88.99; helo=sv.mirrors.kernel.org;\n envelope-from=linux-tegra+bounces-9245-incoming=patchwork.ozlabs.org@vger.kernel.org;\n receiver=patchwork.ozlabs.org)","smtp.subspace.kernel.org;\n\tdkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com\n header.b=\"h8j/x4ap\"","smtp.subspace.kernel.org;\n arc=none smtp.client-ip=209.85.167.46","smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=gmail.com","smtp.subspace.kernel.org;\n spf=pass smtp.mailfrom=gmail.com"],"Received":["from sv.mirrors.kernel.org (sv.mirrors.kernel.org [139.178.88.99])\n\t(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)\n\t key-exchange X25519 server-signature ECDSA (secp384r1))\n\t(No client certificate requested)\n\tby legolas.ozlabs.org (Postfix) with ESMTPS id 4cQHZC4140z1y1Y\n\tfor ; Mon, 15 Sep 2025 18:02:27 +1000 (AEST)","from smtp.subspace.kernel.org (relay.kernel.org [52.25.139.140])\n\t(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))\n\t(No client certificate requested)\n\tby sv.mirrors.kernel.org (Postfix) with ESMTPS id 341B33AC209\n\tfor ; Mon, 15 Sep 2025 08:02:26 +0000 (UTC)","from localhost.localdomain (localhost.localdomain [127.0.0.1])\n\tby smtp.subspace.kernel.org (Postfix) with ESMTP id D24562EA49C;\n\tMon, 15 Sep 2025 08:02:25 +0000 (UTC)","from mail-lf1-f46.google.com (mail-lf1-f46.google.com\n [209.85.167.46])\n\t(using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))\n\t(No client certificate requested)\n\tby smtp.subspace.kernel.org (Postfix) with ESMTPS id 967782E9EC7\n\tfor ; Mon, 15 Sep 2025 08:02:23 +0000 (UTC)","by mail-lf1-f46.google.com with SMTP id\n 2adb3069b0e04-5608bfae95eso3674339e87.1\n for ;\n Mon, 15 Sep 2025 01:02:23 -0700 (PDT)","from xeon.. ([188.163.112.70])\n by smtp.gmail.com with ESMTPSA id\n 2adb3069b0e04-56e6460dec4sm3392381e87.103.2025.09.15.01.02.19\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Mon, 15 Sep 2025 01:02:20 -0700 (PDT)"],"ARC-Seal":"i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;\n\tt=1757923345; cv=none;\n b=frjGJyLNIqLZVzv376I8OLJcQRc3EbXSlTzMxT+ggm/ZEf1ImUXa8sqs4MUQe/rb72PpDyTVtfDobm4DV70qaS8goVbxSHK7hGYbXruwmkjpsAZs5vhIXKDMdQ23QU2IT/fN6HIHCKNvb0kIKXANLvsB6OJXxRlbczzrWwrXSX0=","ARC-Message-Signature":"i=1; a=rsa-sha256; d=subspace.kernel.org;\n\ts=arc-20240116; t=1757923345; c=relaxed/simple;\n\tbh=5tUbsNm4ND+FjslGEciU+SgdQeWUOp2dK35sNtPPOpM=;\n\th=From:To:Cc:Subject:Date:Message-ID:MIME-Version;\n b=shWMmCGZqJzWMCtvqCnxXjlKTk0776aT6Byp317woVW+n/uR3kkszLawgsU73zXsVrfE06xKCj3qddsepC/nAXXURmfAU1rV+P3cOVaKYEMDgmknow+gYDC7Q81qwzHBaD5iMfY/2H9/qFGRdjfXkMyTLnBzIWVGYxvQXAUPFAE=","ARC-Authentication-Results":"i=1; smtp.subspace.kernel.org;\n dmarc=pass (p=none dis=none) header.from=gmail.com;\n spf=pass smtp.mailfrom=gmail.com;\n dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com\n header.b=h8j/x4ap; arc=none smtp.client-ip=209.85.167.46","DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=gmail.com; s=20230601; t=1757923342; x=1758528142;\n darn=vger.kernel.org;\n h=content-transfer-encoding:mime-version:message-id:date:subject:cc\n :to:from:from:to:cc:subject:date:message-id:reply-to;\n bh=hlK0NJt8X/uN+s+VLiN7OERRrRGsvN6u57kWC/PGA1I=;\n b=h8j/x4apAqZ1Uk1IkXlLV0OkuI3q5HIx2RRd+UxDge+5aW3mtb6ri5bzw8ChiXatqE\n 1twle/ThbjpyAumXwp2t80+58GpMB3LEoPRPpC5aETQo+rrTu6me96nw9DMXxI5kkE96\n Kjql30ZVH/86R8YG5NSf3EyffuB7qoyklrqCOPI8YakXk8C8iHJNM4OYoBaSVAMlZSxV\n R4rJiNHrYDPYcKSRvUzBHy9spRTsGlEmUysDhaHVPYa8ITMBHvlmxdUi/UyhE2fr3VFy\n hmlHxoJX6vBHPl5pHlI88Px2FiMntCipHGYWFxiB9THrl7DvigfP3eh4rorcRSblpJyl\n RdRA==","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20230601; t=1757923342; x=1758528142;\n h=content-transfer-encoding:mime-version:message-id:date:subject:cc\n :to:from:x-gm-message-state:from:to:cc:subject:date:message-id\n :reply-to;\n bh=hlK0NJt8X/uN+s+VLiN7OERRrRGsvN6u57kWC/PGA1I=;\n b=Bz8mNOAGXOSmmvK1/lfoB3NYrn3xPEBjm3YPGMnBwQjoI19kjZ1GU4ke5ArcSAJrIE\n 6jIHIZdMTEajjBDZUw58av06jlDo7PHnoZxyt2XJGE50cJV85oXIDy2eknaOcKuIzTvN\n VZArLti5oAd83EVFpb/lea6S9J9Zs2lbiMEbVlJTLb/QItkZ8FjWG/eRRwma35d3kxr5\n B+fD4poDcdu+ZechkGsKHSQFmDJk/TJdZ3WnDsljpBA5Mb0NEkJ5RMXE9QfAKFrOs4jJ\n +HlZMjXKameVKqVetCujI4XkYfLKQc35MO1c+Qh6CZJtJ3KahDx9m8MeiRozhQpddx5m\n esbQ==","X-Forwarded-Encrypted":"i=1;\n AJvYcCXcK3Wf3wwCozaJEMCpd6xIUQ/bPAGXI/K+zqTqdKYPtv4kj7XKsoTfEtce7SUAuR5i8r2H3o11rhouTw==@vger.kernel.org","X-Gm-Message-State":"AOJu0Yyxn8lctAQktBQvYVWMholTuNBNR3hIdZ8WGFiqGKU57a86MJgh\n\tNP7rbO641sxmwFDzm64Zi/N9S32Eclh1KuYT4WdKMg8HfPDZ4KMPuECG","X-Gm-Gg":"ASbGncsuo/Wt/EtUNVzPDZtLiElSwWbQHoOfdHV+t3c1sXyE9PThYImc0PB+7niXGof\n\tN51AoKT/JzjGc3zYZozWeT3Tos/+idw/2VcfNvIjBJBBk6ZgGP0PkBkPBz8IPDIL99vW63OvH3c\n\tTl4OOvpiCdwDFx4Z2YzH1WD9QOhlW8oYsLFgLYD4AfpAKBPDG/va3MMlUlKZurONMcS8jGghfy3\n\tNZ3i0nNCIVTl3s9aHYHSP4jeX+TgYg2ihoRwfSjmZdd4jbOPlOgUy87b4pIJj7lcyzJOBDqVxVj\n\th1hXU9YY4PBOfiyDJyYEme0B2au5LkFuO987nxKgo4KRPeo1i9oM75c9tdmTostMMpBqCZE0oYI\n\tjcxo7uYadkxJ0wDqc9nd5qn1B","X-Google-Smtp-Source":"\n AGHT+IH2zxID7pgmdeyagAsm2Y75nwFYaoq7c/hN/e/IBwiwpsQDWQwerPXqEEff1sVLGD2GNtU5Cw==","X-Received":"by 2002:a05:6512:b25:b0:570:8bc4:9544 with SMTP id\n 2adb3069b0e04-5708bc4a075mr3805080e87.47.1757923341284;\n Mon, 15 Sep 2025 01:02:21 -0700 (PDT)","From":"Svyatoslav Ryhel ","To":"Krzysztof Kozlowski ,\n\tRob Herring ,\n\tConor Dooley ,\n\tThierry Reding ,\n\tThierry Reding ,\n\tJonathan Hunter ,\n\tPrashant Gaikwad ,\n\tMikko Perttunen ,\n\tMichael Turquette ,\n\tStephen Boyd ,\n\tDmitry Osipenko ,\n\tMyungJoo Ham ,\n\tKyungmin Park ,\n\tChanwoo Choi ,\n\tSvyatoslav Ryhel ","Cc":"linux-kernel@vger.kernel.org,\n\tdevicetree@vger.kernel.org,\n\tlinux-tegra@vger.kernel.org,\n\tlinux-clk@vger.kernel.org,\n\tlinux-pm@vger.kernel.org","Subject":"[PATCH v3 00/11] Tegra114: implement EMC support","Date":"Mon, 15 Sep 2025 11:01:46 +0300","Message-ID":"<20250915080157.28195-1-clamor95@gmail.com>","X-Mailer":"git-send-email 2.48.1","Precedence":"bulk","X-Mailing-List":"linux-tegra@vger.kernel.org","List-Id":"","List-Subscribe":"","List-Unsubscribe":"","MIME-Version":"1.0","Content-Transfer-Encoding":"8bit"},"content":"Add support for External Memory Controller found in Tegra 4 SoC along\nwith adjustments required for it to work properly.\n\nTested on ASUS TF701T (T40X) and Nvidia Tegratab (T40S). Both work fine.\n\n---\nChanges in v2:\n- fix programming completion detection (changed EMC reg to MC reg reading)\n- Tegra114 incorporated into Tegra124 dt-bindings schema\n\nChanges in v3:\n- adjusted MC and EMC schema to move description and ref into common property\n- added Tegra114 support into devfreq driver\n- added MC/EMC to DC interconnections\n---\n\nSvyatoslav Ryhel (11):\n devfreq: tegra30-devfreq: add support for Tegra114\n ARM: tegra: Add ACTMON node to Tegra114 device tree\n dt-bindings: memory: Document Tegra114 Memory Controller\n memory: tegra: implement EMEM regs and ICC ops for Tegra114\n dt-bindings: memory: Add Tegra114 memory client IDs\n clk: tegra: remove EMC to MC clock mux in Tegra114\n dt-bindings: memory: Document Tegra114 External Memory Controller\n memory: tegra: Add Tegra114 EMC driver\n ARM: tegra: Add External Memory Controller node on Tegra114\n ARM: tegra: Add EMC OPP and ICC properties to Tegra114 EMC and ACTMON\n device-tree nodes\n ARM: tegra: add DC interconnections for Tegra114\n\n .../nvidia,tegra124-emc.yaml | 431 +++--\n .../nvidia,tegra124-mc.yaml | 97 +-\n .../dts/nvidia/tegra114-peripherals-opp.dtsi | 151 ++\n arch/arm/boot/dts/nvidia/tegra114.dtsi | 55 +\n drivers/clk/tegra/clk-tegra114.c | 48 +-\n drivers/devfreq/tegra30-devfreq.c | 1 +\n drivers/memory/tegra/Kconfig | 12 +\n drivers/memory/tegra/Makefile | 1 +\n drivers/memory/tegra/tegra114-emc.c | 1487 +++++++++++++++++\n drivers/memory/tegra/tegra114.c | 193 +++\n include/dt-bindings/memory/tegra114-mc.h | 67 +\n 11 files changed, 2357 insertions(+), 186 deletions(-)\n create mode 100644 arch/arm/boot/dts/nvidia/tegra114-peripherals-opp.dtsi\n create mode 100644 drivers/memory/tegra/tegra114-emc.c"}