{"id":503429,"url":"http://patchwork.ozlabs.org/api/1.2/series/503429/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/list/?series=503429","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/1.2/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"hw/arm/virt, hw/pci: PCI pre-enumeration and fixed BAR allocation","date":"2026-05-08T18:37:09","submitter":{"id":89928,"url":"http://patchwork.ozlabs.org/api/1.2/people/89928/?format=json","name":"Tushar Dave","email":"tdave@nvidia.com"},"version":1,"total":8,"received_total":8,"received_all":true,"mbox":"http://patchwork.ozlabs.org/series/503429/mbox/","cover_letter":{"id":2235164,"url":"http://patchwork.ozlabs.org/api/1.2/covers/2235164/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/cover/20260508183717.193630-1-tdave@nvidia.com/","msgid":"<20260508183717.193630-1-tdave@nvidia.com>","list_archive_url":null,"date":"2026-05-08T18:37:09","name":"[RFC,0/8] hw/arm/virt, hw/pci: PCI pre-enumeration and fixed BAR allocation","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/cover/20260508183717.193630-1-tdave@nvidia.com/mbox/"},"patches":[{"id":2235168,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2235168/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260508183717.193630-2-tdave@nvidia.com/","msgid":"<20260508183717.193630-2-tdave@nvidia.com>","list_archive_url":null,"date":"2026-05-08T18:37:10","name":"[RFC,1/8] hw/pci: add fixed-bars property to allow fixed BAR addresses","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260508183717.193630-2-tdave@nvidia.com/mbox/"},{"id":2235163,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2235163/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260508183717.193630-3-tdave@nvidia.com/","msgid":"<20260508183717.193630-3-tdave@nvidia.com>","list_archive_url":null,"date":"2026-05-08T18:37:11","name":"[RFC,2/8] hw/pci: enumerate PCI bus and program bridge bus numbers","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260508183717.193630-3-tdave@nvidia.com/mbox/"},{"id":2235165,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2235165/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260508183717.193630-4-tdave@nvidia.com/","msgid":"<20260508183717.193630-4-tdave@nvidia.com>","list_archive_url":null,"date":"2026-05-08T18:37:12","name":"[RFC,3/8] hw/pci: introduce allocator for fixed BAR placement","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260508183717.193630-4-tdave@nvidia.com/mbox/"},{"id":2235167,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2235167/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260508183717.193630-5-tdave@nvidia.com/","msgid":"<20260508183717.193630-5-tdave@nvidia.com>","list_archive_url":null,"date":"2026-05-08T18:37:13","name":"[RFC,4/8] hw/pci: pack remaining BARs and update bridge windows","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260508183717.193630-5-tdave@nvidia.com/mbox/"},{"id":2235169,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2235169/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260508183717.193630-6-tdave@nvidia.com/","msgid":"<20260508183717.193630-6-tdave@nvidia.com>","list_archive_url":null,"date":"2026-05-08T18:37:14","name":"[RFC,5/8] hw/pci: allocate remaining BARs for buses without fixed BARs","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260508183717.193630-6-tdave@nvidia.com/mbox/"},{"id":2235166,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2235166/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260508183717.193630-7-tdave@nvidia.com/","msgid":"<20260508183717.193630-7-tdave@nvidia.com>","list_archive_url":null,"date":"2026-05-08T18:37:15","name":"[RFC,6/8] hw/pci: finalize bridge prefetch windows after BAR allocation","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260508183717.193630-7-tdave@nvidia.com/mbox/"},{"id":2235171,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2235171/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260508183717.193630-8-tdave@nvidia.com/","msgid":"<20260508183717.193630-8-tdave@nvidia.com>","list_archive_url":null,"date":"2026-05-08T18:37:16","name":"[RFC,7/8] hw/arm/virt: add pcie-mmio-window machine property","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260508183717.193630-8-tdave@nvidia.com/mbox/"},{"id":2235170,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2235170/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260508183717.193630-9-tdave@nvidia.com/","msgid":"<20260508183717.193630-9-tdave@nvidia.com>","list_archive_url":null,"date":"2026-05-08T18:37:17","name":"[RFC,8/8] hw/arm/virt: add pci-pre-enum machine property","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260508183717.193630-9-tdave@nvidia.com/mbox/"}]}