{"id":503296,"url":"http://patchwork.ozlabs.org/api/1.2/series/503296/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/list/?series=503296","project":{"id":14,"url":"http://patchwork.ozlabs.org/api/1.2/projects/14/?format=json","name":"QEMU Development","link_name":"qemu-devel","list_id":"qemu-devel.nongnu.org","list_email":"qemu-devel@nongnu.org","web_url":"","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"target/arm: Implement FEAT_FP8","date":"2026-05-07T23:43:14","submitter":{"id":72104,"url":"http://patchwork.ozlabs.org/api/1.2/people/72104/?format=json","name":"Richard Henderson","email":"richard.henderson@linaro.org"},"version":4,"total":60,"received_total":60,"received_all":true,"mbox":"http://patchwork.ozlabs.org/series/503296/mbox/","cover_letter":{"id":2234637,"url":"http://patchwork.ozlabs.org/api/1.2/covers/2234637/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/cover/20260507234413.643512-1-richard.henderson@linaro.org/","msgid":"<20260507234413.643512-1-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-05-07T23:43:13","name":"[v4,00/60] target/arm: Implement FEAT_FP8","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/cover/20260507234413.643512-1-richard.henderson@linaro.org/mbox/"},"patches":[{"id":2234635,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2234635/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-2-richard.henderson@linaro.org/","msgid":"<20260507234413.643512-2-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-05-07T23:43:14","name":"[v4,01/60] target/arm: Implement ID_AA64ISAR3","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-2-richard.henderson@linaro.org/mbox/"},{"id":2234636,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2234636/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-3-richard.henderson@linaro.org/","msgid":"<20260507234413.643512-3-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-05-07T23:43:15","name":"[v4,02/60] target/arm: Implement FEAT_FAMINMAX for AdvSIMD","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-3-richard.henderson@linaro.org/mbox/"},{"id":2234673,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2234673/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-4-richard.henderson@linaro.org/","msgid":"<20260507234413.643512-4-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-05-07T23:43:16","name":"[v4,03/60] target/arm: Implement FEAT_FAMINMAX for SME","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-4-richard.henderson@linaro.org/mbox/"},{"id":2234693,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2234693/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-5-richard.henderson@linaro.org/","msgid":"<20260507234413.643512-5-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-05-07T23:43:17","name":"[v4,04/60] target/arm: Implement FEAT_FAMINMAX for SVE","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-5-richard.henderson@linaro.org/mbox/"},{"id":2234658,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2234658/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-6-richard.henderson@linaro.org/","msgid":"<20260507234413.643512-6-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-05-07T23:43:18","name":"[v4,05/60] target/arm: Enable FEAT_FAMINMAX for -cpu max","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-6-richard.henderson@linaro.org/mbox/"},{"id":2234662,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2234662/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-7-richard.henderson@linaro.org/","msgid":"<20260507234413.643512-7-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-05-07T23:43:19","name":"[v4,06/60] target/arm: Update SCR bits for Arm ARM M.a.a","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-7-richard.henderson@linaro.org/mbox/"},{"id":2234653,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2234653/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-8-richard.henderson@linaro.org/","msgid":"<20260507234413.643512-8-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-05-07T23:43:20","name":"[v4,07/60] target/arm: Update HCRX bits for Arm ARM M.a.a","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-8-richard.henderson@linaro.org/mbox/"},{"id":2234669,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2234669/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-9-richard.henderson@linaro.org/","msgid":"<20260507234413.643512-9-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-05-07T23:43:21","name":"[v4,08/60] target/arm: Introduce FPMR","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-9-richard.henderson@linaro.org/mbox/"},{"id":2234709,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2234709/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-10-richard.henderson@linaro.org/","msgid":"<20260507234413.643512-10-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-05-07T23:43:22","name":"[v4,09/60] target/arm: Update SCTLR bits for FEAT_FPMR","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-10-richard.henderson@linaro.org/mbox/"},{"id":2234639,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2234639/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-11-richard.henderson@linaro.org/","msgid":"<20260507234413.643512-11-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-05-07T23:43:23","name":"[v4,10/60] target/arm: Enable EnFPM bits for FEAT_FPMR","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-11-richard.henderson@linaro.org/mbox/"},{"id":2234634,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2234634/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-12-richard.henderson@linaro.org/","msgid":"<20260507234413.643512-12-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-05-07T23:43:24","name":"[v4,11/60] target/arm: Clear FPMR on ResetSVEState","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-12-richard.henderson@linaro.org/mbox/"},{"id":2234661,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2234661/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-13-richard.henderson@linaro.org/","msgid":"<20260507234413.643512-13-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-05-07T23:43:25","name":"[v4,12/60] target/arm: Add FPMR_EL to TBFLAGS","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-13-richard.henderson@linaro.org/mbox/"},{"id":2234642,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2234642/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-14-richard.henderson@linaro.org/","msgid":"<20260507234413.643512-14-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-05-07T23:43:26","name":"[v4,13/60] target/arm: Trap direct acceses to FPMR","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-14-richard.henderson@linaro.org/mbox/"},{"id":2234671,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2234671/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-15-richard.henderson@linaro.org/","msgid":"<20260507234413.643512-15-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-05-07T23:43:27","name":"[v4,14/60] tests/functional/aarch64/rme: update images to support FEAT_FP8","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-15-richard.henderson@linaro.org/mbox/"},{"id":2234646,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2234646/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-16-richard.henderson@linaro.org/","msgid":"<20260507234413.643512-16-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-05-07T23:43:28","name":"[v4,15/60] target/arm: Enable FEAT_FPMR for -cpu max","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-16-richard.henderson@linaro.org/mbox/"},{"id":2234648,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2234648/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-17-richard.henderson@linaro.org/","msgid":"<20260507234413.643512-17-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-05-07T23:43:29","name":"[v4,16/60] target/arm: Implement ID_AA64FPFR0","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-17-richard.henderson@linaro.org/mbox/"},{"id":2234687,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2234687/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-18-richard.henderson@linaro.org/","msgid":"<20260507234413.643512-18-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-05-07T23:43:30","name":"[v4,17/60] target/arm: Add isar_feature_aa64_f8cvt","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-18-richard.henderson@linaro.org/mbox/"},{"id":2234684,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2234684/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-19-richard.henderson@linaro.org/","msgid":"<20260507234413.643512-19-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-05-07T23:43:31","name":"[v4,18/60] target/arm: Implement FSCALE for AdvSIMD","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-19-richard.henderson@linaro.org/mbox/"},{"id":2234678,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2234678/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-20-richard.henderson@linaro.org/","msgid":"<20260507234413.643512-20-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-05-07T23:43:32","name":"[v4,19/60] target/arm: Implement FSCALE for SME","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-20-richard.henderson@linaro.org/mbox/"},{"id":2234667,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2234667/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-21-richard.henderson@linaro.org/","msgid":"<20260507234413.643512-21-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-05-07T23:43:33","name":"[v4,20/60] target/arm: Split vector-type.h from cpu.h","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-21-richard.henderson@linaro.org/mbox/"},{"id":2234675,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2234675/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-22-richard.henderson@linaro.org/","msgid":"<20260507234413.643512-22-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-05-07T23:43:34","name":"[v4,21/60] target/arm: Move vectors_overlap to vec_internal.h","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-22-richard.henderson@linaro.org/mbox/"},{"id":2234679,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2234679/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-23-richard.henderson@linaro.org/","msgid":"<20260507234413.643512-23-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-05-07T23:43:35","name":"[v4,22/60] target/arm: Implement BF1CVTL, BF1CVTL2, BF2CVTL, BF2CVTL2 for AdvSIMD","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-23-richard.henderson@linaro.org/mbox/"},{"id":2234677,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2234677/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-24-richard.henderson@linaro.org/","msgid":"<20260507234413.643512-24-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-05-07T23:43:36","name":"[v4,23/60] target/arm: Implement BF1CVT, BF1CVTLT, BF2CVT, BF2CVTLT for SVE","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-24-richard.henderson@linaro.org/mbox/"},{"id":2234665,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2234665/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-25-richard.henderson@linaro.org/","msgid":"<20260507234413.643512-25-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-05-07T23:43:37","name":"[v4,24/60] target/arm: Rename SME BFCVT patterns to BFCVT_hs","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-25-richard.henderson@linaro.org/mbox/"},{"id":2234657,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2234657/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-26-richard.henderson@linaro.org/","msgid":"<20260507234413.643512-26-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-05-07T23:43:38","name":"[v4,25/60] target/arm: Implement BF1CVT, BF1CVTL, BF2CVT, BF2CVTL for SME","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-26-richard.henderson@linaro.org/mbox/"},{"id":2234664,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2234664/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-27-richard.henderson@linaro.org/","msgid":"<20260507234413.643512-27-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-05-07T23:43:39","name":"[v4,26/60] target/arm: Implement F1CVTL, F1CVTL2, F2CVTL, F2CVTL2 for AdvSIMD","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-27-richard.henderson@linaro.org/mbox/"},{"id":2234692,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2234692/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-28-richard.henderson@linaro.org/","msgid":"<20260507234413.643512-28-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-05-07T23:43:40","name":"[v4,27/60] target/arm: Implement F1CVT, F1CVTLT, F2CVT, F2CVTLT for SVE","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-28-richard.henderson@linaro.org/mbox/"},{"id":2234656,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2234656/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-29-richard.henderson@linaro.org/","msgid":"<20260507234413.643512-29-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-05-07T23:43:41","name":"[v4,28/60] target/arm: Implement F1CVT, F1CVTL, F2CVT, F2CVTL for SME","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-29-richard.henderson@linaro.org/mbox/"},{"id":2234676,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2234676/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-30-richard.henderson@linaro.org/","msgid":"<20260507234413.643512-30-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-05-07T23:43:42","name":"[v4,29/60] target/arm: Implement BFCVTN for SVE","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-30-richard.henderson@linaro.org/mbox/"},{"id":2234680,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2234680/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-31-richard.henderson@linaro.org/","msgid":"<20260507234413.643512-31-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-05-07T23:43:43","name":"[v4,30/60] target/arm: Implement FCVTN (16- to 8-bit fp) for AdvSIMD","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-31-richard.henderson@linaro.org/mbox/"},{"id":2234686,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2234686/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-32-richard.henderson@linaro.org/","msgid":"<20260507234413.643512-32-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-05-07T23:43:44","name":"[v4,31/60] target/arm: Implement FCVTN, FCVTN2 (32- to 8-bit fp) for AdvSIMD","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-32-richard.henderson@linaro.org/mbox/"},{"id":2234672,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2234672/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-33-richard.henderson@linaro.org/","msgid":"<20260507234413.643512-33-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-05-07T23:43:45","name":"[v4,32/60] target/arm: Implement FCVTN (16- to 8-bit fp) for SVE","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-33-richard.henderson@linaro.org/mbox/"},{"id":2234668,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2234668/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-34-richard.henderson@linaro.org/","msgid":"<20260507234413.643512-34-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-05-07T23:43:46","name":"[v4,33/60] target/arm: Implement FCVTNB, FCVTNT for SVE","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-34-richard.henderson@linaro.org/mbox/"},{"id":2234649,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2234649/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-35-richard.henderson@linaro.org/","msgid":"<20260507234413.643512-35-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-05-07T23:43:47","name":"[v4,34/60] target/arm: Implement FCVT (FP16 to FP8) for SME","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-35-richard.henderson@linaro.org/mbox/"},{"id":2234652,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2234652/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-36-richard.henderson@linaro.org/","msgid":"<20260507234413.643512-36-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-05-07T23:43:48","name":"[v4,35/60] target/arm: Implement FCVT, FCVTN (FP32 to FP8) for SME","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-36-richard.henderson@linaro.org/mbox/"},{"id":2234688,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2234688/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-37-richard.henderson@linaro.org/","msgid":"<20260507234413.643512-37-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-05-07T23:43:49","name":"[v4,36/60] target/arm: Implement LUTI2, LUTI4 for AdvSIMD","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-37-richard.henderson@linaro.org/mbox/"},{"id":2234708,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2234708/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-38-richard.henderson@linaro.org/","msgid":"<20260507234413.643512-38-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-05-07T23:43:50","name":"[v4,37/60] target/arm: Implement LUTI2, LUTI4 for SVE","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-38-richard.henderson@linaro.org/mbox/"},{"id":2234641,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2234641/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-39-richard.henderson@linaro.org/","msgid":"<20260507234413.643512-39-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-05-07T23:43:51","name":"[v4,38/60] target/arm: Enable FEAT_LUT for -cpu max","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-39-richard.henderson@linaro.org/mbox/"},{"id":2234651,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2234651/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-40-richard.henderson@linaro.org/","msgid":"<20260507234413.643512-40-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-05-07T23:43:52","name":"[v4,39/60] target/arm: Enable FEAT_FP8 for -cpu max","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-40-richard.henderson@linaro.org/mbox/"},{"id":2234694,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2234694/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-41-richard.henderson@linaro.org/","msgid":"<20260507234413.643512-41-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-05-07T23:43:53","name":"[v4,40/60] target/arm: Update ID_AA64SMFR0_EL1 fields to ARM M.b","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-41-richard.henderson@linaro.org/mbox/"},{"id":2234704,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2234704/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-42-richard.henderson@linaro.org/","msgid":"<20260507234413.643512-42-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-05-07T23:43:54","name":"[v4,41/60] target/arm: Implement MOVT (vector to table)","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-42-richard.henderson@linaro.org/mbox/"},{"id":2234707,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2234707/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-43-richard.henderson@linaro.org/","msgid":"<20260507234413.643512-43-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-05-07T23:43:55","name":"[v4,42/60] target/arm: Implement LUTI4 (four registers, 8-bit)","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-43-richard.henderson@linaro.org/mbox/"},{"id":2234702,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2234702/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-44-richard.henderson@linaro.org/","msgid":"<20260507234413.643512-44-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-05-07T23:43:56","name":"[v4,43/60] target/arm: Enable FEAT_SME_LUTv2 for -cpu max","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-44-richard.henderson@linaro.org/mbox/"},{"id":2234690,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2234690/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-45-richard.henderson@linaro.org/","msgid":"<20260507234413.643512-45-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-05-07T23:43:57","name":"[v4,44/60] target/arm: Implement FMLALB, FMLALT for AdvSIMD","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-45-richard.henderson@linaro.org/mbox/"},{"id":2234683,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2234683/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-46-richard.henderson@linaro.org/","msgid":"<20260507234413.643512-46-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-05-07T23:43:58","name":"[v4,45/60] target/arm: Implement FMLALB, FMLALT (FP8 to FP16) for SVE","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-46-richard.henderson@linaro.org/mbox/"},{"id":2234689,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2234689/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-47-richard.henderson@linaro.org/","msgid":"<20260507234413.643512-47-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-05-07T23:43:59","name":"[v4,46/60] target/arm: Implement FMLALL{BB, BT, TB, TT} for AdvSIMD","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-47-richard.henderson@linaro.org/mbox/"},{"id":2234695,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2234695/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-48-richard.henderson@linaro.org/","msgid":"<20260507234413.643512-48-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-05-07T23:44:00","name":"[v4,47/60] target/arm: Implement FMLALL{BB,BT,TB,TT} for SVE","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-48-richard.henderson@linaro.org/mbox/"},{"id":2234703,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2234703/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-49-richard.henderson@linaro.org/","msgid":"<20260507234413.643512-49-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-05-07T23:44:01","name":"[v4,48/60] target/arm: Enable FEAT_FP8FMA, FEAT_SSVE_FP8FMA for -cpu max","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-49-richard.henderson@linaro.org/mbox/"},{"id":2234705,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2234705/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-50-richard.henderson@linaro.org/","msgid":"<20260507234413.643512-50-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-05-07T23:44:02","name":"[v4,49/60] target/arm: Implement FDOT (FP8 to FP32) for AdvSIMD","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-50-richard.henderson@linaro.org/mbox/"},{"id":2234698,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2234698/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-51-richard.henderson@linaro.org/","msgid":"<20260507234413.643512-51-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-05-07T23:44:03","name":"[v4,50/60] target/arm: Implement FDOT (FP8 to FP32) for SVE","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-51-richard.henderson@linaro.org/mbox/"},{"id":2234697,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2234697/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-52-richard.henderson@linaro.org/","msgid":"<20260507234413.643512-52-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-05-07T23:44:04","name":"[v4,51/60] target/arm: Enable FEAT_FP8DOT4, FEAT_SSVE_FP8DOT4 for -cpu max","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-52-richard.henderson@linaro.org/mbox/"},{"id":2234701,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2234701/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-53-richard.henderson@linaro.org/","msgid":"<20260507234413.643512-53-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-05-07T23:44:05","name":"[v4,52/60] target/arm: Implement FDOT (FP8 to FP16) for AdvSIMD","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-53-richard.henderson@linaro.org/mbox/"},{"id":2234685,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2234685/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-54-richard.henderson@linaro.org/","msgid":"<20260507234413.643512-54-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-05-07T23:44:06","name":"[v4,53/60] target/arm: Implement FDOT (FP8 to FP16) for SVE","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-54-richard.henderson@linaro.org/mbox/"},{"id":2234706,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2234706/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-55-richard.henderson@linaro.org/","msgid":"<20260507234413.643512-55-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-05-07T23:44:07","name":"[v4,54/60] target/arm: Enable FEAT_FP8DOT2, FEAT_SSVE_FP8DOT2 for -cpu max","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-55-richard.henderson@linaro.org/mbox/"},{"id":2234666,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2234666/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-56-richard.henderson@linaro.org/","msgid":"<20260507234413.643512-56-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-05-07T23:44:08","name":"[v4,55/60] target/arm: Implement FMMLA (FP8 to FP32) for AdvSIMD","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-56-richard.henderson@linaro.org/mbox/"},{"id":2234700,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2234700/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-57-richard.henderson@linaro.org/","msgid":"<20260507234413.643512-57-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-05-07T23:44:09","name":"[v4,56/60] target/arm: Implement FMMLA (FP8 to FP32) for SVE","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-57-richard.henderson@linaro.org/mbox/"},{"id":2234696,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2234696/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-58-richard.henderson@linaro.org/","msgid":"<20260507234413.643512-58-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-05-07T23:44:10","name":"[v4,57/60] target/arm: Enable FEAT_F8F32MM for -cpu max","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-58-richard.henderson@linaro.org/mbox/"},{"id":2234699,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2234699/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-59-richard.henderson@linaro.org/","msgid":"<20260507234413.643512-59-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-05-07T23:44:11","name":"[v4,58/60] target/arm: Implement FMMLA (FP8 to FP16) for AdvSIMD","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-59-richard.henderson@linaro.org/mbox/"},{"id":2234691,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2234691/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-60-richard.henderson@linaro.org/","msgid":"<20260507234413.643512-60-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-05-07T23:44:12","name":"[v4,59/60] target/arm: Implement FMMLA (FP8 to FP16) for SVE","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-60-richard.henderson@linaro.org/mbox/"},{"id":2234663,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2234663/?format=json","web_url":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-61-richard.henderson@linaro.org/","msgid":"<20260507234413.643512-61-richard.henderson@linaro.org>","list_archive_url":null,"date":"2026-05-07T23:44:13","name":"[v4,60/60] target/arm: Enable FEAT_F8F16MM for -cpu max","mbox":"http://patchwork.ozlabs.org/project/qemu-devel/patch/20260507234413.643512-61-richard.henderson@linaro.org/mbox/"}]}