{"id":502875,"url":"http://patchwork.ozlabs.org/api/1.2/series/502875/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-pci/list/?series=502875","project":{"id":28,"url":"http://patchwork.ozlabs.org/api/1.2/projects/28/?format=json","name":"Linux PCI development","link_name":"linux-pci","list_id":"linux-pci.vger.kernel.org","list_email":"linux-pci@vger.kernel.org","web_url":null,"scm_url":null,"webscm_url":null,"list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"Enable CXL PCIe Port Protocol Error handling and logging","date":"2026-05-05T17:30:19","submitter":{"id":82124,"url":"http://patchwork.ozlabs.org/api/1.2/people/82124/?format=json","name":"Bowman, Terry","email":"Terry.Bowman@amd.com"},"version":17,"total":11,"received_total":11,"received_all":true,"mbox":"http://patchwork.ozlabs.org/series/502875/mbox/","cover_letter":{"id":2233120,"url":"http://patchwork.ozlabs.org/api/1.2/covers/2233120/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-pci/cover/20260505173029.2718246-1-terry.bowman@amd.com/","msgid":"<20260505173029.2718246-1-terry.bowman@amd.com>","list_archive_url":null,"date":"2026-05-05T17:30:18","name":"[v17,00/11] Enable CXL PCIe Port Protocol Error handling and logging","mbox":"http://patchwork.ozlabs.org/project/linux-pci/cover/20260505173029.2718246-1-terry.bowman@amd.com/mbox/"},"patches":[{"id":2233119,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2233119/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-pci/patch/20260505173029.2718246-2-terry.bowman@amd.com/","msgid":"<20260505173029.2718246-2-terry.bowman@amd.com>","list_archive_url":null,"date":"2026-05-05T17:30:19","name":"[v17,01/11] PCI/AER: Introduce AER-CXL Kfifo","mbox":"http://patchwork.ozlabs.org/project/linux-pci/patch/20260505173029.2718246-2-terry.bowman@amd.com/mbox/"},{"id":2233122,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2233122/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-pci/patch/20260505173029.2718246-3-terry.bowman@amd.com/","msgid":"<20260505173029.2718246-3-terry.bowman@amd.com>","list_archive_url":null,"date":"2026-05-05T17:30:20","name":"[v17,02/11] cxl/ras: Unify Endpoint and Port AER trace events","mbox":"http://patchwork.ozlabs.org/project/linux-pci/patch/20260505173029.2718246-3-terry.bowman@amd.com/mbox/"},{"id":2233121,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2233121/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-pci/patch/20260505173029.2718246-4-terry.bowman@amd.com/","msgid":"<20260505173029.2718246-4-terry.bowman@amd.com>","list_archive_url":null,"date":"2026-05-05T17:30:21","name":"[v17,03/11] cxl: Use common CPER handling for all CXL devices","mbox":"http://patchwork.ozlabs.org/project/linux-pci/patch/20260505173029.2718246-4-terry.bowman@amd.com/mbox/"},{"id":2233123,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2233123/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-pci/patch/20260505173029.2718246-5-terry.bowman@amd.com/","msgid":"<20260505173029.2718246-5-terry.bowman@amd.com>","list_archive_url":null,"date":"2026-05-05T17:30:22","name":"[v17,04/11] cxl: Rename find_cxl_port() to find_cxl_port_by_dport()","mbox":"http://patchwork.ozlabs.org/project/linux-pci/patch/20260505173029.2718246-5-terry.bowman@amd.com/mbox/"},{"id":2233124,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2233124/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-pci/patch/20260505173029.2718246-6-terry.bowman@amd.com/","msgid":"<20260505173029.2718246-6-terry.bowman@amd.com>","list_archive_url":null,"date":"2026-05-05T17:30:23","name":"[v17,05/11] cxl: Limit CXL-CPER kfifo registration functions scope","mbox":"http://patchwork.ozlabs.org/project/linux-pci/patch/20260505173029.2718246-6-terry.bowman@amd.com/mbox/"},{"id":2233126,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2233126/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-pci/patch/20260505173029.2718246-7-terry.bowman@amd.com/","msgid":"<20260505173029.2718246-7-terry.bowman@amd.com>","list_archive_url":null,"date":"2026-05-05T17:30:24","name":"[v17,06/11] PCI: Establish common CXL Port protocol error flow","mbox":"http://patchwork.ozlabs.org/project/linux-pci/patch/20260505173029.2718246-7-terry.bowman@amd.com/mbox/"},{"id":2233127,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2233127/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-pci/patch/20260505173029.2718246-8-terry.bowman@amd.com/","msgid":"<20260505173029.2718246-8-terry.bowman@amd.com>","list_archive_url":null,"date":"2026-05-05T17:30:25","name":"[v17,07/11] PCI/CXL: Add RCH support to CXL handlers","mbox":"http://patchwork.ozlabs.org/project/linux-pci/patch/20260505173029.2718246-8-terry.bowman@amd.com/mbox/"},{"id":2233128,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2233128/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-pci/patch/20260505173029.2718246-9-terry.bowman@amd.com/","msgid":"<20260505173029.2718246-9-terry.bowman@amd.com>","list_archive_url":null,"date":"2026-05-05T17:30:26","name":"[v17,08/11] cxl: Remove Endpoint AER correctable handler","mbox":"http://patchwork.ozlabs.org/project/linux-pci/patch/20260505173029.2718246-9-terry.bowman@amd.com/mbox/"},{"id":2233129,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2233129/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-pci/patch/20260505173029.2718246-10-terry.bowman@amd.com/","msgid":"<20260505173029.2718246-10-terry.bowman@amd.com>","list_archive_url":null,"date":"2026-05-05T17:30:27","name":"[v17,09/11] cxl: Update Endpoint AER uncorrectable handler","mbox":"http://patchwork.ozlabs.org/project/linux-pci/patch/20260505173029.2718246-10-terry.bowman@amd.com/mbox/"},{"id":2233130,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2233130/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-pci/patch/20260505173029.2718246-11-terry.bowman@amd.com/","msgid":"<20260505173029.2718246-11-terry.bowman@amd.com>","list_archive_url":null,"date":"2026-05-05T17:30:28","name":"[v17,10/11] PCI/CXL: Mask/Unmask CXL protocol errors","mbox":"http://patchwork.ozlabs.org/project/linux-pci/patch/20260505173029.2718246-11-terry.bowman@amd.com/mbox/"},{"id":2233125,"url":"http://patchwork.ozlabs.org/api/1.2/patches/2233125/?format=json","web_url":"http://patchwork.ozlabs.org/project/linux-pci/patch/20260505173029.2718246-12-terry.bowman@amd.com/","msgid":"<20260505173029.2718246-12-terry.bowman@amd.com>","list_archive_url":null,"date":"2026-05-05T17:30:29","name":"[v17,11/11] Documentation: cxl: Document CXL protocol error handling","mbox":"http://patchwork.ozlabs.org/project/linux-pci/patch/20260505173029.2718246-12-terry.bowman@amd.com/mbox/"}]}